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Abstract
This thesis describes the development of an optimized software-defined-radio implemen-
tation of a distributed beamforming system and presents experimental results for two-source
and three-source wired-channel and acoustic-channel distributed beamforming using the
time-slotted round-trip carrier synchronization protocol. The frequency and phase syn-
thesizer used in this system is based on an optimized “hybrid” phase locked loop (PLL)
with averaging window which is shown to have high frequency estimation accuracy and
consistency. For the wired-channel experiments, each source node was implemented by
a TMS320C6713DSK while for the acoustic experiments, each source node in the system
was built using commercial off-the-shelf parts including TMS320C6713DSK, microphone,
speaker, audio amplifier, and battery. The source node functionality including phase locked
loops and the logic associated with the time-slotted round-trip carrier synchronization pro-
tocol was realized through real-time software independently running on each source node’s
C6713 digital signal processor. Experimental results for two-source and three-source re-
alizations of the wired-channel and acoustic-channel distributed beamforming system are
presented. The results show that near-ideal beamforming performance can be consistently
achieved at acoustic wavelengths equivalent to common radio frequency wavelengths.
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1Chapter 1
Introduction
Transmit beamforming is an energy-efficient wireless communication technique in which
an information source transmits a signal over two or more antennas and aligns the phases of
the transmissions across the antennas such that, after propagation, the signals combine con-
structively at the intended direction [1]. Compared to single-antenna transmission, transmit
beamforming can achieve increased range, increased rate or increased power efficiency since
more power is directed in the desired direction and less is scattered in undesired directions.
Recently, the idea of transmit beamforming has been extended to a network of coop-
erating single-antenna sources which behave in a distributed fashion. Unlike conventional
transmit beamforming, the carriers of each single-antenna transmitter in a distributed beam-
former are synchronized from its independent and imperfect oscillator. Therefore, carrier
phase and frequency synchronization among the transmitters is necessary to ensure that a
beam is aimed in the desired direction.
As discussed in [1], carrier synchronization approaches can be mainly categorized into
two groups: closed-loop synchronization and open-loop synchronization. In closed-loop
systems, since the destination coordinates the synchronization process based on a feedback
mechanism, interaction among the sources can be minimal. Both the master-slave approach
described in [2] and the one-bit feedback synchronization approach discussed in [3, 4, 5] be-
long to the closed-loop type. Unlike closed-loop, the emphasis of open-loop systems is on
using local interactions between the sources to minimize interaction with the distant desti-
2nation. Inspired by master-slave frequency synchronization, an open-loop synchronization
approach is proposed in [6]. The primary difference between the close-loop and open-loop
master-slave synchronization is that the feedback is from the master source node to the
slave nodes and does not involve the destination. But no matter what synchronization ap-
proach is applied, the beamforming gains are proved to to be quite robust to the moderate
errors in phase alignment. For instance, as described in [4, 6], 90% of an ideal two-antenna
beamforming power gain can be attained even with phase offsets on the order of 30◦.
Based on the equivalence of round-trip propagation delays through a multihop chain
of source nodes, a new open-loop carrier synchronization scheme called round-trip carrier
synchronization was proposed recently in [7, 8]. Compared with the closed-loop approaches
discussed above, the round-trip carrier synchronization was proven to offer several advan-
tages including not requiring explicit estimation, exchange, and quantization of channel
state information as well as successful operation in systems with high rates of sources
and/or destination mobility.
While almost all of the research on distributed transmit beamforming are theoretical,
relatively little has been published on prototypes and/or experimental studies of distributed
transmit beamforming except the one-bit feedback carrier synchronization system described
in [4, 9] and the round-trip carrier synchronization system in [10].
This thesis extends the work in [10] by optimizing the phase-locked loops. It reports
on the development of an acoustic proof-of-concept prototype for time-slotted round-trip
carrier synchronization protocol. Prior to performing the acoustic experiments, the real-
time implementation of the round-trip protocol was tested over wired channels and the
wired-channel experiments consistently resulted in power ratios greater than 98.00% and
standard deviations on the order of 10−3. These results confirmed that the round-trip
carrier synchronization protocol can consistently offer near-ideal performance over “perfect”
channels.
The development of building an acoustic system is motivated by the observation that the
electromagnetic radio-frequency (RF) communications at most common carrier wavelengths
can be easily replicated acoustically by scaling all frequencies in the RF systems by the ra-
tio 340.3/(3 · 108). This implies that results obtained through acoustic proof-of-concept
3prototypes can provide guidelines for the design and development of RF systems. The
use of acoustic communications is also appealing due to the fact that acoustic transducers
are simple and inexpensive and the inherently low data rates allow for real-time operation
with low-cost hardware. All the acoustic source nodes used in the experimental study were
built by using commercial off-the-shelf parts which include a Texas Instruments floating-
point digital signal processor, microphone, AKG speaker, audio amplifier and battery. The
functionality of each Acoustic Cooperative Communication Experimental Network Testbed
(ACCENT) node including the hybrid phase-locked loops and the logic associated with
the time-slotted round-trip carrier synchronization protocol was realized through real-time
software independently running on each source node’s C6713 digital signal processor. Ex-
perimental results for two-source and three-source acoustic distributed beamforming system
in a room with multipath channels suggest that mean power gains of approximately 97.45%
and 94.07%, respectively, of the ideal predictions which are better than the results in [10].
4Chapter 2
Background
This chapter covers general background relevant to the entire thesis. It begins with a
brief discussion of conventional beamforming and distributed beamforming. Then a descrip-
tion of the synchronization technique implemented in this thesis, i.e., time-slotted round-trip
carrier synchronization protocol is provided in the following section. Necessary background
knowledge and concepts in this thesis such as phase-locked loops and real-time digital signal
processing is also discussed in this chapter.
2.1 Conventional beamforming
A conventional beamformer, also known as the delay-and-sum beamformer, is a simple
beamformer with all its weights of equal magnitudes [11]. As it is shown in Figure 2.1,
the transmit antennas of conventional beamforming are often physically located together.
The individual phases of the transmissions from the transmit antennas can be modified so
that they align at a desired destination. By using this method, it is possible to produce
a directional radiation pattern from a given antenna array instead of an omnidirectional
radiation pattern.
Compared to single-antenna transmission, conventional beamforming offers benefits in
terms of directionality, interference reduction and security since individual antenna in the
array is set up to be phase aligned at a specific destination, which causes constructive
interference in the direction of the destination and destructive interference in all other
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Figure 2.1: Block diagram of a conventional beamformer.
directions. In general, an ideal n-antenna beamformer will have a power gain of n2 if
the total input power is held constant. Also, since the energy efficiency is increased, the
transmission range can also be extended with constant total input power.
2.2 Distributed beamforming
As discussed in the last section, the advantages of conventional transmit beamforming
are manifold. The increased energy efficiency, for instance, is particularly appealing in
wireless communication systems with energy constrained nodes such as sensor networks. In
these types of of systems, nodes are typically too small to allow for the use of conventional
antenna arrays. Thus distributed beamforming is a powerful technique that offers the
potential power gains of conventional antenna arrays to wireless communication systems
composed of multiple single-antenna users.
As can be seen in Figure 2.2, in a distributed beamforming system, two or more separate
transmitters with common information work together to emulate an antenna array and focus
their bandpass transmissions toward an intended direction. A key distinguishing feature of
distributed beamforming with respect to conventional beamforming is that the carriers of
the single-antenna transmitters are each synthesized from independent and imperfect local
oscillators. This feature leads to problems including coordinating the sources for information
6sharing and timing synchronization and, most crucially, distributed carrier synchronization.
b2
b3
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.
.
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local
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Figure 2.2: Block diagram of a distributed beamformer.
2.2.1 Overview of Carrier Synchronization Techniques
Based on the interaction between the sources and the destination, we can put carrier
synchronization approaches into two basic categories: closed-loop carrier synchronization
and open-loop carrier synchronization.
As an example of closed-loop system, the master-slave approach described in [2] uses the
intended destination as the master node. After the destination broadcasts a common mas-
ter beacon to all source nodes, the source nodes bounce the beacons back to the destination
and the destination estimates and quantizes the phase delay in each channel. The quantized
phase delays are then transmitted to the appropriate source nodes for local phase precom-
pensation prior to beamforming. Recently, a randomized gradient search technique with
only one bit of feedback for carrier phase synchronization and distributed beamforming was
proposed in [4]. The simplicity and scalability of the one-bit feedback synchronization sys-
tem make it an attractive candidate for practical implementation where closed-loop carrier
7from the destination is possible.
In open-loop carrier synchronization systems, the interaction between the source nodes
and the destination can be minimized by increasing the level of inter-source interactions.
Inspired by master-slave frequency synchronization, a hierarchical technique for multiuser
carrier synchronization and distributed beamforming was recently proposed in [6]. Prior to
beamforming, the phase synchronization among source nodes is achieved through a closed-
loop method similar to [2] except that a TDD protocol is used between the master source
node and the slave source nodes. The key difference in this case is that the feedback is from
the master source node to the slave nodes and does not involve the destination. As another
example of open-loop synchronization, a time-slotted round-trip carrier synchronization
protocol was proposed in [7, 8]. This scheme eliminates the need for digital signaling during
synchronization; carrier phase and frequency synchronization is established through the
continuously transmitted unmodulated beacons and a pair of phase locked loops at each
source node. This thesis focuses on the time-slotted round-trip carrier synchronization
technique.
2.2.2 Time-slotted Round-Trip Carrier Synchronization Protocol
Time-slotted round-trip carrier synchronization is based on the equivalence of round-
trip propagation delays through a multihop chain of source (single-antenna transmitter)
nodes. A two-source round-trip model is shown in Figure 2.3. The basic idea is that
an unmodulated carrier transmitted by the destination node and “bounced” around the
solid (clockwise) circuit shown in Figure 2.3 will incur the same total phase shift as an
unmodulated carrier transmitted by the destination node “bounced” around the dashed
(counterclockwise) circuit shown in Figure 2.3. In practice, the “bouncing” of carriers can
be performed actively by having each source node track the signals received by other nodes
using phase locked loops (PLLs) and then using the PLL in “holdover mode” to transmit
a periodic extension of the signal received in a previous timeslot. Coherent combining is
achieved since the destination is receiving the sum of two carriers, modulated by the common
message, after they have propagated through circuits with identical phase shifts. The rest
of this section will describe the time-slotted round-trip carrier synchronization protocol in
8source
(node 1)
destination
(node 0)
source
(node 2)
Figure 2.3: Time-slotted round-trip carrier synchronization system with two source nodes.
detail. For clarity of exposition, we begin with a detailed description of the protocol for the
case with M = 2 sources and then describe the protocol for the case with M = 3 and M 3.
Two-source synchronization
In the two-source case, there are four timeslots in the time-slotted round-trip carrier
synchronization protocol. Among them, the first three timeslots are used for synchronization
and the final timeslot is used for beamforming. The activity in each timeslot is summarized
below:
TS(0) : The destination transmits the sinusoidal primary beacon to both sources. Both sources
generate phase and frequency estimates from their local observations, denoted as ωˆ0i
and φˆ0i, respectively,at Si for i ∈ {1, 2}.
TS(1) : S1 transmits a sinusoidal secondary beacon to S2. This secondary beacon is trans-
mitted as a periodic extension of the beacon received in TS(0). S2 generates local
phase and frequency estimates from this observation which are denoted by ωˆ12 and
φˆ12, respectively.
TS(2) : S2 transmits a sinusoidal secondary beacon to S1. This secondary beacon is trans-
9mitted as a periodic extension of the beacon received in TS(0), with initial phase
extrapolated from the phase and frequency estimates obtained by S2 in TS
(0). S1
generates local phase and frequency estimates from this observation denoted as ωˆ21
and φˆ21, respectively.
TS(3) : Both sources transmit simultaneously to the destination as a distributed beamformer.
The carrier frequency of each source is based on both local frequency estimates ob-
tained in the prior timeslots. The initial phase of the carrier at each source is ex-
trapolated from the local phase and frequency estimates from the secondary beacon
observation.
Figure 2.4 summarizes the time-slotted round-trip carrier synchronization protocol and
shows how the protocol is repeated in order to avoid unacceptable phase drift between the
sources during beamforming.
. . . 
TS0
(PB)
TS1
(SB)
TS2
(SB)
DD
TS3
(beamforming)
S1
S1S1
S1
S2
S2S2
S2
time
Figure 2.4: Summary of the two-source time-slotted round-trip carrier synchronization pro-
tocol where PB and SB denote primary and secondary beacon synchronization timeslots,
respectively.
Assuming temporarily that all of the channels in the system are single-path, it can
easily be seen that the aggregate propagation times of the D → S1 → S2 → D and the
D → S2 → S1 → D circuits are identical. As each source transmits periodic extensions
of beacons it received in prior timeslots, each source is essentially “bouncing” the signal
around the respective circuits. Beamforming is achieved since the destination is receiving
the sum of two primary beacons after they have propagated through circuits with identical
propagation times.
The principles developed in the case of single-path channels can also be applied to the
case with multipath channels. However, the transient components caused by the multipath
10
channels must be accounted for in the protocol. This will be discussed in Section 4.3.
Three or M-source synchronization
In a distributed beamforming system with M > 2 sources, the time-slotted round-trip
carrier synchronization protocol has a total of 2M timeslots denoted as S0, . . . ,S2M−1 . As
withM = 2 sources, the first timeslot is used for the transmission of the primary beacon and
the last timeslot is used for beamforming. The 2M − 2 timeslots in the middle are used for
the transmission of synchronization beacons among the source nodes. The basic concepts of
two-source synchronization apply here with additional synchronization timeslots and minor
modifications in the calculation of the transmission phase for source nodes S2, . . . ,SM−1 .
source
(node 1)
destination
(node 0)
source
(node 2)
source
(node 3)
Figure 2.5: Time-slotted round-trip carrier synchronization system with three source nodes.
In a three-source system shown in Figure 2.5, the activity in each timeslot is summarized
below:
TS(0) : The destination transmits the sinusoidal primary beacon to all 3 sources. Each source
generates local frequency and phase estimates from its observation, denoted as ωˆ0i
and φˆ0i, respectively, at Si for i ∈ {1, 2, 3}.
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TS(1) : S1 transmits a sinusoidal secondary beacon to S2. This secondary beacon transmitted
by S1 in TS
(1) is a periodic extension of the beacon received in TS(0). S2 generates
local phase and frequency estimates from this observation, denoted as ωˆ12 and φˆ12.
TS(2) : S2 transmits a sinusoidal secondary beacon to S3. This secondary beacon is trans-
mitted as a periodic extension of the beacon received in TS(1), with initial phase
extrapolated from the phase and frequency estimates obtained by S2 in TS
(1). S3
generates local phase and frequency estimates from this observation denoted as ωˆ30
and φˆ30, respectively.
TS(3) : S3 transmits a sinusoidal secondary beacon back to S2. This secondary beacon is
transmitted as a periodic extension of the beacon received in TS(0). The frequency
and phase of this secondary beacon are equal to ωˆ03 and φˆ03. S2 generates local phase
and frequency estimates from this observation denoted as ωˆ32 and φˆ32.
TS(4) : S2 transmits a sinusoidal secondary beacon to S1. This secondary beacon is trans-
mitted as a periodic extension of the beacon received in TS(3). The frequency and
phase of this secondary beacon are equal to ωˆ32 and φˆ32. S1 generates local phase and
frequency estimates from this observation denoted as ωˆ10 and φˆ10.
TS(5) : All of the sources transmit simultaneously to the destination as a distributed beam-
former. The carrier frequency of each source is based on both local frequency estimates
obtained in the prior timeslots. The local estimates of S1 and S3 are ωˆ10, φˆ10 and
ωˆ30, φˆ30 respectively. The local estimates of S2 denoted as ωˆ20 and φˆ20, however, are
generated as a combination of all the local estimates in previous timeslots which can
be expressed as
ωˆ20 = ωˆ12 + ωˆ32 − ωˆ02, (2.1)
φˆ20 = φˆ12 + φˆ32 − φˆ02. (2.2)
Figure 2.6 summarizes the time-slotted round-trip carrier synchronization protocol with
three sources.
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(beamforming)
DD
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S1S1
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S3S3
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time
Figure 2.6: Summary of the three-source time-slotted round-trip carrier synchronization
protocol where PB and SB denote primary and secondary beacon synchronization timeslots,
respectively.
Since, like the two-source case, the total phase shift of the D→ S1 → S2 → S3 → D and
the D→ S3 → S2 → S1 → D circuits are identical, distributed beamforming between source
nodes S1 and S3 can be achieved by following the round-trip protocol and transmitting
secondary beacons as periodic extensions of previously received beacons. The only difference
is that instead of direct propagation in the two-source case, the secondary beacons propagate
between S1 and S3 with a hop when M = 3. The node S2 must also derive appropriate
transmission phases to participate in the distributed beamformer. Similarly, in the case of
M > 3, the secondary beacons propagate between S1 and SM with multiple hops. Nodes
S1, · · · ,SM−1 must also derive appropriate transmission phases. Details of the M -source
synchronization is provided in [7].
2.3 Phase-locked loop
Almost all the carrier synchronization techniques require some form of carrier phase and
frequency estimation. Maximum likelihood estimation (MLE) is one of the carrier phase and
frequency estimation techniques, however it may be computationally infeasible for real-time
operation. As a classic approach of tracking the phase and frequency of a sinusoidal signals,
phase-locked loops (PLL) are an appealing phase and frequency estimation technique in
theory and implementation.
The PLL can help keep parts of the distributed beamforming orderly. It causes a par-
ticular system to track with another one. More precisely, it synchronizes an output signal
with a reference or input signal in frequency as well as in phase. If a phase error builds
up, a control mechanism acts on the PLL’s oscillator in such a way that the phase error is
13
again reduced to a minimum. The operating principle of the PLL will be explained by the
following sections.
2.3.1 PLL basics
The most basic block diagram of PLL is shown in Figure 2.7. A PLL must at least have
the following components:
u1(t) = U10sin(ω1t + θ1) u2(t) = U20cos(ω2t + θ2)
u2(t) = U20cos(ω2t + θ2) PD
ud(t) uf (t)
F (s) Ko
s
Cd
Kd
buffer
holdoverLF VCO
Figure 2.7: A general PLL block diagram.
• Phase detector (PD): This is a nonlinear device whose output contains information
about the phase difference between the input signal u1(t) and the output signal u2(t). Kd
is called detector gain and Cd is an adjustable gain of the phase detector which will be
discussed in Section 2.3.3.
• Loop filter (LF): The output signal ud(t) of the phase detector consists of signals with
different frequency components. In most PLL designs, a low-pass filter is used to filter out
the unwanted higher frequencies.
• Voltage controlled oscillator (VCO): This is another nonlinear device which produces
an oscillation whose frequency is controlled by uf (t) which is a lower frequency voltage. It
generates a periodic oscillation with its frequency ω2 being controlled by uf (t). The control
voltage uf (t) is the filtered form of the phase error θe(t). In response to this, the VCO
adjusts its frequency ω2 so that the phase error is driven towards 0 or a constant. The
angular frequency is ω2 given by
ω2(t) = ωo +Kouf (t) (2.3)
where ωo is the center frequency of the VCO and Ko is the VCO gain in rad · s−1 ·V−1.
Figure 2.8 shows the input/output function of the VCO.
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uf
ω2
ωo
Figure 2.8: Input/output function of the VCO.
• Holdover (optional): The holdover is a buffer that keeps sending the same loop filter
output uf (t) to the VCO. It is not a necessary function unit in PLL but since often times
the reference signal only lasts for a short period of time, a holdover is needed so that the
PLL can hold the signal with fixed frequency and keeps updating phase when the reference
signal vanishes.
2.3.2 Examples of PLL behavior in the unlocked state
Since distributed beamforming typically involves receiving beacons and locking to them
from the unlocked state, we are particularly interested in the PLL’s behaviour in the un-
locked state. To see how PLL response to phase and frequency change, we will show the
PLL’s answer to a phase step and a frequency step applied to its reference input.
Assume the input signal u1(t) is a sine wave with a phase step applied at t = 0.4s, as
indicated in Figure 2.9. The sudden phase shift in the reference input will switch the PLL
from locked state to unlocked state. The PLL is expected to respond to this phase change
and get back to the locked state again. As will be discussed in Section 2.3.3, when the
PLL uses a multiplier phase detector (MUL) and the PLL is locked, θ1 ≈ θ2, i.e. θe ≈ 0.
Figure 2.10 shows the transient response of PLL. As can be seen, the PLL is locked before
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Figure 2.9: Phase step applied to the reference input of a PLL at t = 0.4s.
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Figure 2.10: Transient response of PLL to a phase step applied at t = 0.4s.
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0.4s since cos(θe(t)) ≈ 1. Then the phase shift at 0.4s breaks the balance and forces the PLL
to leave the locked state. Now the PLL starts to track the “new” reference signal. Finally,
the PLL successfully becomes locked again at about 0.6s. Notice that this acquisition
process of the PLL is nonlinear. A mechanical analogy is given in [12].
Figure 2.11 shows a reference signal performing a frequency step at time t = 0.4s.
Similarly, when a sudden frequency step applied to the reference input, the PLL is forced
to the unlocked state at the beginning. It then gets back to the locked state again at about
0.7s. This process can be seen in Figure 2.12. Hence, the PLL can track both phase and
frequency steps.
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Figure 2.11: Frequency step applied to the reference input of a PLL at t = 0.4s.
2.3.3 Third order analog PLL design
In this section, we will study a basic third order PLL assuming an ideal noiseless input
signal. The model in Figure 2.7 depends somewhat on the types of phase detectors and loop
filters that are used in a particular PLL configuration. For the following analysis, we assume
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Figure 2.12: Transient response of PLL to a frequency step applied at t = 0.4s.
that the PLL contains a multiplier phase detector and a second order PI (proportional
integrated) active loop filter.
The multiplier phase detector is used exclusively in linear PLLs. The input signal u1(t)
is a sinusoidal signal, given by
u1(t) = U10 sin (ω1t+ θ1) . (2.4)
The second input signal u2(t), is the feedback given by
u2(t) = U20 cos(ω2t+ θ2). (2.5)
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The phase detector output signal ud(t) can be written as
ud(t) = u1(t)u2(t)
= Cd {U10 sin(ω1t+ θ1)U20 cos(ω2t+ θ2)}
= Cd
U10U20
2
[sin(ω1t+ θ1 − (ω2t+ θ2)) + sin(ω2t+ θ2 + (ω1t+ θ1))]
= Cd
U10U20
2
[sin((ω1 − ω2)t+ (θ1 − θ2)) + sin((ω2 + ω1)t+ (θ2 + θ1))]
= Cd
U10U20
2
[sin((ω1 − ω2)t+ θe) + sin((ω2 + ω1)t+ (θ2 + θ1))]
(2.6)
where θe := θ1 − θ2. Cd is a constant which controls the gain of the phase detector. Since
ω1 ≈ ω2 and θ1 ≈ θ2, i.e. θe ≈ 0, we have sin(θe) ≈ θe. ud(t) can be written as
ud(t) ≈ CdU10U20
2
[sin(θe) + sin(2ω1t+ (θ1 + θ2))]
≈ CdU10U20
2
[θe + sin(2ω1t+ (θ1 + θ2))] .
(2.7)
The first term in this equation is the desired “dc” term that contains the information
about the phase offset, whereas the latter term is the higher frequency component to be
eliminated by the loop filter. Hence Equation (2.7) can be further simplified as
ud(t) ≈ CdU10U20
2
θe
= Kdθe
(2.8)
whereKd := Cd
U10U20
2 is called phase detector gain with dimension radians per volt (rad/V).
It is defined as the slope of the phase detector which is computed as follows: the average
value of the output divided by the phase difference of the input. Since usually U20 = 1, the
multiplier phase detector gain is Kd =
CdU10
2 .
Since the loop filter in the PLL must pass the lower frequencies and suppress the higher,
it must be a low pass filter. Another desired feature of the loop filter is that it must have
large dc gain so that small phase error between the input signal and the feedback signal can
be eliminated.
An active PI filter, in which PI stands for “proportional+integral”, is a type of filter
that meets the needs. Its transfer function can be stated as
F (s) =
1 + s(τ2 + τ3)
sτ1(1 + sτ3)
. (2.9)
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Since there is a pole at s = 0, it has infinite dc gain. This is a nice feature in PLL design,
because it ensures that even slightest ud is sufficient to pull in the loop. Figure 2.13 shows
the bode diagram of a 2nd order active PI filter with f3dB = 34.8337 Hz and 54.9
◦ phase
margin. Based on the mathematical model in Figure 2.7, we can get the open-loop gain of
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Figure 2.13: Bode diagram of a 2nd order active PI filter.
the third-order PLL:
G(s) =
KoKd
s
F (s)
=
KoKd
s
1 + s(τ2 + τ3)
sτ1(1 + sτ3)
(2.10)
where the Ko
s
term corresponds to the transfer function of the VCO. Because we must
determine the corner frequencies of the Bode plot, it is more convenient to write G(s) in
the standardized form as
G(s) =
KoKd
s
1 + sT2
sT1(1 + sT3)
. (2.11)
(2.12)
In order to strike a balance between the settling time and level of ripples, the parameters
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of the PLL should be carefully designed. Thus according to the above equation, we need to
pick appropriate Ko,Kd, T1, T2 and T3.
In [12], a detailed PLL design procedure is provided so that all the key parameters can
be determined.
step 1. Normally the designer knows the desired bandwidth of the PLL. Hence it is
reasonable to start by choosing a value for ω3dB . In [12], a default value
ω3dB = 0.05ωo (2.13)
is recommended, where ωo is the center frequency of the PLL.
step 2. Since it is the low frequency components that contain most of the desired
information rather than the higher harmonics, it is reasonable to shift our focus to the
bandwidth of the PLL. The poles and zeros of the system are placed with reference to the
transition frequency ωT . This is the frequency where the magnitude curve crosses 0dB line.
In [12], the mathematical relation between ω3dB and ωT is
ωT ≈ ω3dB
1.33
. (2.14)
step 3. To get sufficient phase margin, the corner frequencies ω2 and ω3 are recom-
mended to set
ω2 =
ωT√
10
and
ω3 = ωT
√
10.
(2.15)
step 4. Parameter T1 is chosen such that the open-loop gain is 1 at ω = ωT . This leads
to
T1 =
KoKd
ω22
√
10
. (2.16)
step 5. The time constants T2 and T3 are computed from T2 = 1/ω2 and T3 = 1/ω3.
step 6. Given T1, T2 and T3 we can calculate the filter time constants τ1, τ2 and τ3 as
τ1 = T1,
τ2 = T2 − T3, and
τ3 = T3.
(2.17)
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So far we have introduced all the parameters we need in designing a PLL. It is impos-
sible to try each of them to see their influences on the system. Therefore, analysing their
interconnections beforehand may help us simplify the design.
By substituting T1, T2 and T3 by ωT , we have
G(s) =
KoKd
s
1 + sT2
sT1(1 + sT3)
=
KoKd
s
1 + s
√
10
ωT
sKoKd
√
10
ω2
T
(1 + s
ωT
√
10
)
=
10ω2T s+
√
10ω3T√
10s3 + 10ωT s2
=
10(ω3dB1.33 )
2s+
√
10(ω3dB1.33 )
3
√
10s3 + 10(ω3dB1.33 )s
2
=
13.3ω23dBs+
√
10ω33dB
1.333
√
10s3 + 10 × 1.332ω3dBs2
.
(2.18)
From the above equation, we can see that the closed loop transfer function G(s) is only a
function of ω3dB which indicates that other parameters such as Ko, Kd, etc. have nothing
to do with the PLL performance.
2.3.4 Software-based discrete-time PLL design
Based on the analog PLL design procedure, a software-based discrete-time PLL design
can be derived by using the bilinear transform. The design procedure can be stated as
follows:
step 1. As discussed in Section 2.3.3, when the PLL uses a multiplier phase detector
and is locked, there is a pi2 phase offset between the input to the phase detector and the
output of the VCO. A multiplier phase detector can also be used in the PLL.
step 2. The design procedure of the loop filter of the PLL is almost the same with the
analog PLL except that bilinear transform is applied to translate the loop filter to discrete
time. From previous sections, we have the active PI loop filter with a transfer function in
Laplace domain
F (s) =
1 + s(τ2 + τ3)
sτ1(1 + sτ3)
. (2.19)
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The bilinear transform specifies
F (z) = F (s)|
s=
2(z−1)
T (z+1)
(2.20)
where T = 1/44100. Thus the discrete time loop filter can be derived as
F (z) =
(T 2 + 2T (τ2 + τ3))z
2 + 2T 2z + (T 2 − 2T (τ2 + τ3))
2τ1(T + 2τ3)z2 − 8τ1τ3z + 2τ1(2τ3 − T )) . (2.21)
The τ1,τ2 and τ3 were chosen to achieve a required bandwidth (ω3dB) as described in Sec-
tion 2.3.3.
step 3. As discussed in Section 2.3.1, the output frequency and phase of the VCO can
be computed as
ω2(n) = 2pifo +Kouf (n) and (2.22)
φvco = φvco−previous +
ω2(n)
fs
. (2.23)
Therefore, the VCO can be discretized by updating the phase.
The Matlab code of a software PLL implementation is given as below
1 for i = 1 : npts−1,
2
3 %∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ Phase de t e c t o r ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗
4 pd out ( i ) = Cd∗ s i g i n ( i )∗ vco out ( i ) ;
5
6 %∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ Loop f i l t e r ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗
7 i f i ==1,
8 uf (1 ) = b (1)∗ pd out ( 1 ) ;
9 e l s e i f i ==2,
10 uf (2 ) = b (1)∗ pd out (2)+b (2)∗ pd out (1)−a (2)∗ uf ( 1 ) ;
11 else
12 uf ( i ) = b (1)∗ pd out ( i )+b (2)∗ pd out ( i −1)+.. .
13 b (3)∗ pd out ( i−2)−a (2)∗ uf ( i−1)−a (3)∗ uf ( i −2);
14 end
23
15
16 %∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ VCO ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗
17 w vco ( i ) = 2∗pi∗ f v co + ko∗uf ( i ) ;
18 ph i vco ( i +1) = phi vco ( i ) + w vco ( i )/ f s ;
19 while ph i vco ( i +1)>2∗pi ,
20 ph i vco ( i+1)=phi vco ( i +1)−2∗pi ;
21 end
22 vco out ( i +1) = sin ( ph i vco ( i +1)) ;
23
24 end
step 1. Line 4 implements the multiplier phase detector where i is the current sample
index.
step 2. Line 7-14 implement the transfer function (2.21) under two special situations in
which the last two samples’ indexes of the loop filter’s input and output buffers cannot be
directly accessed by subtracting 1 or 2 from the current sampling index. This inherent delay
might cause the PLL to converge much slower to certain input which is not “tolerated” as
described in [13]. Line 12-13 implement (2.21) under normal situation in which previous
two indexes can be directly accessed by subtracting 1 or 2 from the current sampling index.
step 3. Line 17-18 perform the operation in (2.22) and (2.23) while Line 19-21 wrap
the phase of the VCO back into the range [0, 2pi] since the sine function is periodic on that
interval.
2.4 Real-time digital signal processing (DSP)
Digital signal processing(DSP) is concerned with the digital representation of signals
and the use of digital systems to analyze, modify, store, or extract information from these
signals. In recent years, much research has been done to develop DSP algorithms and
systems for real-world applications. DSPs are now used in a wide range of applications,
such as in digital communications, audio signal processing, RADAR, SONAR, and so on.
In many of these applications, data receiving, analyzing and modifying are required to be
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processed in real-time. In this thesis, up to three identical DSPs are used to achieve different
tasks and all of the experiments are implemented in real-time.
2.4.1 TMS320C6713DSK
All the systems in this thesis are implemented by Texas Instrument’s TMS320C6713DSK
Digital Signal Processing Starter Kit development board. The synchronization functional-
ity is realized in software running in real-time on the floating point DSP operating at
255MHz. Other key features of TMS320C6713DSK include: an TLV320AIC stereo codec,
2M×32 on board SDRAM, 4 user accessible LEDs and DIP switches and four 3.5mm audio
jacks(microphone input, line input, line output and headphone output). More information
about TMS320C6713DSK can be found in [14].
2.4.2 Code Composer Studio 3.1
In this thesis, the DSK works under the Code Composer Studio(CCS) Integrated Devel-
opment Environment(IDE) 3.1. The CCS IDE has extended traditional DSP code genera-
tion tools by integrating a set of editing, emulating, debugging, and analyzing capabilities
in one entity. The DSK communicates with CCS via its onboard universal serial bus(USB)
JTAG emulator. It allows a user to connect, program in C and run the DSK through a
graphical user interface(GUI). On top of that, checking memory contents, values of variables
and profiling execution time can be accomplished with memory window, debugging settings
and profiler tools provided by CCS IDE. This is the means by which the system presented
in this thesis is implemented in conjunction with the TMS320C6713DSK. More technical
information can be found in [15].
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Chapter 3
Optimization of PLL unlocked
state performance
In 2009, a prototype of the time-slotted round-trip carrier synchronization system de-
scribed in [10] was built by using nominal parameters from [12]. The experimental results
confirmed the theoretical predictions but the performance of the system was not optimized.
Based on the PLL model in Figure 2.7, the optimization of a PLL that gives best perfor-
mance for distributed beamforming is discussed in this chapter. Since distributed beam-
forming requires the PLLs to acquire signals that will have random frequency and phase
offsets, we focus our analysis on the behavior of the PLL in the unlocked state, so that the
key parameters in a PLL design can be determined. Notice that the linear PLL model is no
longer suitable for analysis of a PLL in the unlocked state. We must resort to simulations
to better understand the statistical behavior of PLLs in the unlocked state. Three types
of phase detectors, including multiplier phase detector (MUL), XOR and phase frequency
detector (PFD) are investigated and evaluated by comparing their frequency mean square
error (MSE) with corresponding optimal loop filter bandwidths since the frequency MSE
can best reflect the frequency accuracy of the PLL-based estimator. As will be seen in Sec-
tion 3.3, none of these PLLs are satisfactory for distributed beamforming since the mean
squared frequency error is no better than a typical unsynchronized local oscillator and/or
the frequency MSE is inconsistent. The reason for the inconsistency revealed by the multi-
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plier phase detector is discussed in detail in Section 3.3.2. To overcome these problems, a
new PLL design called “hybrid” PLL with averaging window is proposed. While the hybrid
PLL acquires with PFD, it tracks with the multiplier. Also, the mean squared frequency er-
ror is significantly improved by using the averaging window technique. The final optimized
PLL design is summarized in Section 3.5 and an experimental demonstration in Section 3.6
is shown to confirm that the optimized hybrid PLL with averaging window can achieve high
frequency estimation accuracy and consistency in the context of distributed beamforming.
3.1 PLL behaviour in the unlocked state
In a distributed beamforming system, the received beacons have random frequency and
phase offsets. This indicates that the acquisition process of PLL is a dynamic process with
respect to the local oscillator. The linear PLL model as we have seen in Section 2.3.3 is
no longer valid in the unlocked state. Hence, simulations are necessary in studying PLL
behavior in the unlocked state.
In order to better understand the behavior of the PLL with multiplier phase detector in
the unlocked state, a simulation is performed using the parameter values given in Table 3.1.
Frequency/Bandwidth Gain/Amplitude
fs=44.1 kHz Ko=10
fo=1021 Hz Kd=1
fin=1020.5639 Hz A=0.95
ω3dB=0.0061ωo Cd=
2∗Kd
A
Table 3.1: Simulation parameter values.
The initial phases (θ1) of the input sinusoidal beacon are given in Figure 3.1. The
performance metric considered in this simulation is the frequency error defined as ω1 − ω2,
where ω1 = 2pifin is the angular frequency of the reference signal and ω2 is the output of
VCO in Equation (2.3). Figure 3.1 shows the PLL’s response to different phase steps at
t = 0. As can be seen, the frequency errors become small as t goes to infinity. Also note
that the input signals with initial phase θ1 close to ±pi take a little longer for the DT-PLL
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Figure 3.1: 11 transient responses of PLL to frequency and phase step applied at t=0.
to settle. This can be explained by the unstable equilibrium point brought about by the
multiplier phase detector. We will discuss this problem in more detail in Section 3.3.2.
To have a closer look at the PLL behavior after convergence and the influence of ω3dB ,
two more simulations are performed in Figure 3.2 by using the parameters in Table 3.1
except ω3dB1 = 0.005ωo for the blue curve and ω3dB2 = 0.01ωo for the red curve and initial
phase θ1 = −0.35pi for both tests.
It can be shown in Figure 3.2 that the PLL with comparatively wider loop filter band-
width (ω3dB1 = 0.01ωo) converges faster than the PLL with narrower loop filter bandwidth
(ω3dB2 = 0.005ωo). But fast convergence is not the only factor affecting the frequency error
performance.
Assume that the frequency error is sampled at time t = 0.5 seconds (The sampling time
used here can also be extended to arbitrary t depending on different requirements.) where
the PLL will enter holdover so that the frequency accuracy must be good. Inspection of
Figure 3.3 indicates that the frequency error of the PLL does not settle exactly to zero even
when PLL becomes locked. This can be explained by the double frequency term produced
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Figure 3.2: Overall view of frequency errors of PLL with different loop filter bandwidths.
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by the multiplier phase detector which cannot be completely eliminated by the loop filter.
It oscillates around zero which produces ripples as shown in Figure 3.3. It is also shown
that the PLL with wide loop filter bandwidth suffers much larger ripples than its narrow
bandwidth counterpart. Thus the level of the output ripples after the PLL becomes locked
is another factor needs to be considered.
Based on these observations, it can be concluded that a tradeoff between the level of
ripples after convergence and settling time must be evaluated when design a PLL system.
Both factors affect the ability to estimate the phase/frequency of the input signal. The goal
is to achieve a balance between the settling time and the level of output ripples. Intuitively,
a PLL design that can consistently converge before t = 0.5 seconds with reasonably small
ripples after convergence is desirable for distributed beamforming. So in the example shown
in Figure 3.2 and 3.3, the PLL with ω3dB2 = 0.005ωo is likely to be better than the PLL
with ω3dB2 = 0.01ωo.
More convincing simulation results are provided by using the parameter in Table 3.1
except that an even narrower (ω3dB1 = 0.002ωo) and wider (ω3dB3 = 0.05ωo) loop filter
bandwidths are chosen, and 20 evenly distributed points between [−pi, pi] are selected as the
initial phases. In Figure 3.4, it can be seen that both PLLs with ω3dB2 = 0.0061ωo and
ω3dB3 = 0.05ωo can converge before t = 0.5 seconds whereas ω3dB1 = 0.002ωo converges
slower than its counterparts. Comparing the level of ripples, we can see that the PLL with
ω3dB3 = 0.05ωo apparently has much large ripples after convergence. More evidence can be
found in Figure 3.5.
In Figure 3.5, the corresponding histograms of the frequency offsets at t = 0.5 seconds
are shown. Since the histograms are displayed on the same x-axis, it is easy to see that the
ω3dB2 case has the narrowest distribution while the other two cases are loosely distributed
around 0. The corresponding mean squared error of the frequency offsets at t = 0.5 seconds
in Table 3.2 clearly show that the PLL with ω3dB2 = 0.0061ωo outperforms its counterparts.
Not only can it track frequency variations of the input signal quickly, but also suppress high
frequency components efficiently. It strikes a good tradeoff between settling time and ripple
through the loop filter. It is also shown that when utilizing smaller ω3dB , it barely converges
to 0 at t = 0.5 seconds, and larger ω3dB leads to unacceptable ripples. Thus, conclusion can
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Figure 3.4: ω3dB effects on settling time and output ripples.
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Figure 3.5: Histograms of ω1 − ω2 at t = 0.5 seconds shown in Figure 3.4.
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ω3dB1 = 0.002ωo ω3dB2 = 0.0061ωo ω3dB3 = 0.05ωo
freq MSE 7.9662 0.0200 104.3850
convergence slow convergence medium convergence fast convergence
behavior small ripples small ripples big ripples
dominated by transient effects
Table 3.2: Mean squared error of the frequency offset at t = 0.5 seconds shown in Figure 3.4
and the corresponding convergence behavior.
be made that the PLL with proper ω3dB can achieve a balance between the settling time
and level of ripples after convergence.
Up to this point, all discussions and simulations are based on deterministic assumptions.
But statistical analysis is necessary and even more important for distributed beamforming
since the frequency and phase offset that the PLLs acquire are typically random. A good
metric for judging the performance of PLLs is the MSE (mean squared error) of the fre-
quency error at t = 0.5 seconds which is defined as
MSE(ω1 − ω2)t=0.5 = E
[
|ω1 − ω2|2
]
t=0.5
(3.1)
where the expectation is taken over the random frequencies and phases of the beacons.
Hence, the goal is to minimize the MSE of the frequency error at t = 0.5 seconds.
This goal is consistent with what matters in distributed beamforming since the beamformer
will not work for very long if there is significant frequency offset. While the analysis and
simulations in this chapter focus on holdover at t = 0.5 seconds, it should be clear to the
reader that other t values could be selected without changing the technique.
3.2 A statistical study of PLL with MUL, XOR and PFD
In Section 2.3.3, it is stated that only ω3dB and the phase detector type may have effects
on the PLL performance. The first part of this statement is shown in (2.18) since there is
no other parameter except for ω3dB appears in the equation.
As discussed in the previous section, the MSE of the frequency error serves as a good
indicator for PLL performance in the distributed beamforming context. Thus a comparison
between statistical performance of PLLs with different phase detectors is needed. In the
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following sections, three types of phase detectors including multiplier phase detector, XOR
and PFD are discussed. Simulations are performed to find the smallest MSE(ω1−ω2)|t=0.5
and the corresponding ω3dB . All the statistical simulations are performed by using the same
nominal PLL parameter set as shown in Table 3.3. with sinusoidal signals as input signals.
Frequency/Bandwidth Gain/Amplitude
fs=44.1 kHz Ko=10
fo=1021 Hz Kd=1
fin: i.i.d randomly generated between 1020 and 1022 Hz, A=0.95
θ1: i.i.d randomly generated between 0 and 2pi Cd=
2∗Kd
A
Table 3.3: Nominal PLL simulation parameter values.
3.2.1 Optimization of ω3dB for multiplier phase detector
The multiplier phase detector, also referred to as four-quadrant multiplier, is the first
phase detector in the history of the PLL. As discussed in Section 2.3.3, the output signal of
the multiplier phase detector is obtained by multiplying the signals u1(t) and u2(t).These
input signals are shown in Figure 3.6 where the dashed curves in (a) and (b) are sine/cosine
waves having θ1 = 0 and θ2 = 0, and the solid lines have non zero phases θ1 and θ2. For
simplicity, we assume here that the frequency offset is zero, i.e., ω1 = ω2 and phase is
constant over time. The output signal of the multiplier then can be written as
ud(t) = Kd sin(θe) + double frequency component. (3.2)
Since the double frequency component is almost entirely suppressed by the loop filter, there
remains one AC term in (3.2). Note that the average of this AC signal ud(t) as shown in
Figure 3.7 is not zero since it is an asymmetric “sine wave”; i.e., the durations of the positive
and negative half waves are different. Consequently there is a nonzero DC component that
pulls the average output frequency of the VCO up or down until lock is acquired. It will be
demonstrated later in Section 3.2.3 that PFD enables much faster acquisition, because its
output signal is not only phase sensitive, but also frequency sensitive in the unlocked state.
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(b)
t
t
u1(t)
θ1
u2(t) θ2
Figure 3.6: Input signals of the multiplier phase detector.(a) Signal u1(t) is a sine wave.
Dashed line: θ1 = 0; solid line: θ1 > 0. (b) Signal u2(t) is a cosine wave. Dashed line:
θ2 = 0; solid line: θ2 > 0.
0
pi
2−pi2 θe
u¯d
−pi pi
Figure 3.7: The multiplier phase detector output signal u¯d versus phase error θe.
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In order to find the optimal ω3dB for multiplier phase detector, a statistical simulation is
performed by using the nominal parameters given in Table 3.3. A total of 104 iterations are
conducted each with i.i.d randomly generated fin and θ1 and MSE(ω1 − ω2)|t=0.5 for each
ω3dB is computed. Figure 3.11 shows the relationship between ω3dB and MSE(ω1−ω2)|t=0.5.
In this figure we can see that there exists a ω3dB that produces the minimum value of
frequency MSE=0.0266. This ω3dB = 0.0061ωo is thus the optimum value that results the
optimal PLL design.
3.2.2 Optimization of ω3dB for XOR phase detector
The operation of XOR phase detector is similar to that of the multiplier. Since the
signals in the digital PLLs are always binary, it might be more desirable to work with
square wave signals rather than sinusoidal signals.
Figure 3.8 depicts the waveform of the XOR phase detector for phase error θe. When
θe =
pi
2 , u1 and u2 are out of phase by exactly
pi
2 . As can be seen from the figure, the
output signal ud is a square wave whose frequency is twice the input signal. Since the
higher frequency component will be filtered out by the loop filter, we consider only the
average value of ud, as shown in the dashed line in Figure 3.8. u¯d is the arithmetic mean
of the two logical levels. One advantage of this phase detector is that the loop gain is now
u1(t)
u2(t)
ud, (u¯d = 0)
θe = 0
Figure 3.8: Waveforms of the signals for the XOR phase detector.
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independent of input signal amplitude. Furthermore, the XOR phase detector’s response
can have a larger linear range than a multiplier. The disadvantage is that the linearity of
the baseband response is affected by the relative duty cycles of the input and VCO signals.
To find the optimal ω3dB for XOR phase detector, the simulation parameters are the
same with the multiplier phase detector in Table 3.3. Figure 3.11 shows the relationship
between ω3dB and MSE(ω1−ω2)|t=0.5. Like the multiplier, there exists a ω3dB that produces
the minimum frequency MSE=0.1363. This ω3dB = 0.0072ωo is thus the optimum value
that results the optimal PLL design.
3.2.3 Optimization of ω3dB for PFD
The PFD is a very popular phase detector. It differs greatly from the multiplier and
XOR phase detectors. As its name implies, its output signal depends not only on phase
error θe but also on frequency error 4ω = ω1−ω2, when the PLL has not yet acquired lock.
The PFD is built from two D-flipflops, whose outputs are denoted UP and DN, respectively.
The PFD can be in one of three states:
• DN = 1, UP = 0 → state = -1
• DN = 0, UP = 0 → state = 0
• DN = 0, UP = 1 → state = 1
The actual state of the PFD is determined by the positive edge of the signals u1 and
u2, as explained by the state diagram shown in Figure 3.9. As Figure 3.9 shows, a positive
transition of u1 drives the PFD to go into its next higher state, unless it is already in the
highest state. In analogy, a positive edge of u2 forces the PFD into its next lower state,
unless it is already in the lowest state. The output of PFD ud is a ternary signal, it is either
in 1 state, -1 state or in 0 state.
To see the bonus offered by using PFD, we must assume that the PLL is unlocked
initially. If we further assume that the the reference frequency ω1 is higher than the output
frequency ω2, we can predict that the PFD only toggles between the states 0 and 1 but will
never go to -1 state or vice versa. This can be seen in Figure 3.10. We can conclude that
the average output signal ud of the PFD depends on phase error in the locked state of the
PLL and on the frequency error in the unlocked state. Therefore, a PLL that uses PFD
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−1 0 1
u2u2
u2 u1
u1u1
Figure 3.9: State diagram for the PFD. This drawing shows the events causing the PFD to
change its current state.
θe > 0
u1(t)
u2(t)
PFD state
+1
0
−1
Figure 3.10: Waveforms for positive phase error. The PFD output signal is pulsed to the 1
state.
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will lock under any condition, irrespective of the type of loop filter used. For this reason
the PFD is often the preferred phase detector in PLLs.
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Figure 3.11: MSE(ω1 − ω2)|t=0.5 for PLLs with MUL, XOR and PFD.
To find the optimal ω3dB for PFD phase detector, the simulation parameters are the
same with multiplier phase detector and XOR as indicated in Table 3.3. Figure 3.11 shows
the relationship between ω3dB and MSE(ω1 − ω2)|t=0.5. The minimum value of frequency
MSE in this case is 0.0131 with corresponding ω3dB = 0.0059ωo.
3.3 Non-satisfactory performance of the optimized PLLs
In the previous section, the PLLs with multiplier, XOR phase detector and PFD are
optimized respectively. Table 3.4 shows the corresponding optimal ω3dBs and the minimum
MSE(ω1 − ω2)|t=0.5.
While it appears that the best choice is a PLL with the PFD and ω3dB = 0.0059ωo, it
turns out that none of these results are satisfactory for the following reasons:
• The standard deviation of the frequency error is no better than that of the typical unsyn-
chronized local oscillator that would be present in standard communications equipment.
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PD type MUL XOR PFD
optimal ω3dB 0.0061ωo 0.0072ωo 0.0059ωo
MSE(ω1 − ω2)|t=0.5 0.0266 0.1363 0.0131
Table 3.4: MSE(ω1 − ω2)|t=0.5 of PLLs with different PD.
• The MSE(ω1−ω2)|t=0.5 of the PLLs with multiplier phase detector and XOR is inconsis-
tent.
These two problems limit the PLL performance in distributed beamforming. In the
following sections, sources of the inconsistent behavior of the PLLs are discussed. The
frequency MSE is analyzed and compared with the unsynchronized local oscillator which
paves the way for the new technique.
3.3.1 Non-satisfactory frequency MSE
Recall the Table 3.5, the smallest MSE(ω1 − ω2)|t=0.5 so far is obtained from the PLL
with PFD which is 0.0131 (rad/s)2. Hence, the frequency MSE of the best software-based
DT-PLL design is computed as
std of frequency error (ppm) =
√
MSE(ω1 − ω2)|t=0.5 of PLL with PFD(rad/s)2
2× pi × fo(rad/s)
=
√
0.0131(rad/s)2
2× pi × 1021(rad/s)
≈ 1.7841 × 10−5
≈ 18 ppm.
(3.3)
Comparing with the frequency drift of an inexpensive oscillator which is around ±30 ppm
to ±100 ppm, this design only gives similar performance. Therefore, the frequency accuracy
of the optimized PLL-based phase/frequency estimator is not much better than that of the
unsynchronized local oscillator. Section 3.4 considers extensions to the PLL design that can
improve the frequency accuracy of the PLL.
3.3.2 Inconsistent performance of PLL with MUL and XOR
In Table 3.4, it is shown that the optimized PLL with multiplier phase detector can
produce MSE(ω1−ω2)|t=0.5 comparable with the PFD and thus become a candidate for the
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optimal PLL design. However, it might be surprising to find that the MSEs for the optimized
PLL are not always consistent. Table 3.5 shows 5 simulation results of the optimized PLLs
(ω3dB = 0.0061ωo) with multiplier phase detector using the same simulation parameters in
Table 3.3.
Experiment No. MSE(ω1 − ω2)|t=0.5 of PLL with MUL
1 0.0312
2 0.3038
3 0.4855
4 0.0266
5 0.0221
Table 3.5: MSE(ω1 − ω2)|t=0.5 of PLL with multiplier phase detector under the same con-
dition as in Table 3.3.
The table shows that the MSE(ω1 − ω2)|t=0.5 after 104 iterations varies from time to
time. The worst MSE(ω1−ω2)|t=0.5 obtained from the PLL with multiplier is over 20 times
the best case. This indicates that the PLL with multiplier phase detector does not perform
consistently.
As we look into the frequency errors at t = 0.5 seconds, there are often some large
outliers. These outliers are problematic for distributed beamforming. This can be seen in
Figure 3.12. In this statistical simulation, the parameters are set according to Table 3.3
except that the fin = 1021 Hz and ω3dB = 0.0061ωo. Therefore, only the initial phase is
random.
As can be seen from Figure 3.12, after 104 iterations, two frequency errors (test 8164 and
8632) are significantly larger than the other frequency errors. These outliers significantly
affect the MSE and are the source of the inconsistent results. Furthermore, the inaccurate
acquisition would likely lead to destructive combining of the beamformers at the destination.
Therefore, the outliers are disastrous in a distributed beamforming.
To understand the importance of consistency, a deterministic simulation is done with the
simulation parameters described in Table 3.3 except that fin = 1021 Hz, ω3dB = 0.0061ωo,
and while the initial phases θ1 of 10 normal cases (blue curves) are generated uniformly
distributed between [−0.35pi, 0.35pi], the initial phases of the outliers (red and purple curves)
are directly extracted from the test 8164 and 8632 of simulation in Figure 3.12. Inspection
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Figure 3.12: Outliers of frequency error at t = 0.5 seconds with optimal ω3dB = 0.0061ωo.
of Figure 3.13 indicates that the frequency error of the outliers at t =0.5 seconds does not
converge to zero. Since the only different parameter between the normal cases and the
outlier is the initial phase, it can be concluded that the PLL designed in this procedure
takes a long time to converge from certain initial phases (such as θ1 of test 8164 and test
8632). Hence, even though the PLL is “optimized”, it has inconsistent behaviour that may
be problematic in the distributed beamforming application.
The simulation results above confirm that certain “bad” phases can cause the PLL to
take a long time to converge. In this case, the initial phase θ1 of tests 8164 and 8632
are 3.1585 and 3.1358 which is very close to pi ≈ 3.1415. Since we assumed θ2 = 0, the
corresponding phase offset is θe = θ1− θ2 = pi which is an unstable equilibrium. The stable
equilibrium of the PLL with multiplier phase detector, as we have discussed in Section 2.3.2,
is 0. To confirm the two special cases, another deterministic simulation is done by using
parameters in Table 3.3 except that fin = 1021 Hz, ω3dB = 0.0061ωo, and the initial phases
are set to θ1 = 0 and ±pi.
Figure 3.14 shows the transient responses of these three cases. In the case of θ1 = ±pi,
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Figure 3.13: Comparison of frequency errors with outlier and normal cases.
i.e., θe = ±pi, the PLL converges so slowly that it barely approaches zero at 0.5s while in
the case of θ1 = 0, i.e., θe = 0, the PLL converges almost at the beginning of the acquisition
process. If we plot the average signal u¯d versus phase error θe, we get a sine function as
shown in Figure 3.7. Inspection of this figure suggests that θe = 0 is a stable equilibrium
and θe = ±pi is an unstable equilibrium in [−pi, pi]. Since if θe happens to be in the vicinity
of +pi and u¯d < 0, the VCO will update negatively towards 0 which may take a long time to
reach the equilibrium. On the contrary, if θe is already in the vicinity of 0, it is reasonable
to take much less time to reach the equilibrium. Hence, the unstable equilibrium of the
multiplier phase detector is one of the sources cause the inconsistencies.
Thus, we come to the conclusion that the optimized PLL with multiplier PD seems to
work well most of the time, however, the inconsistencies are problematic. The PLL with
XOR has the same problem but the unstable equilibrium is θe = −pi2 when θe ∈ [pi, pi]. A
better approach is needed to achieve the original goal of phase and frequency estimation for
distributed beamforming.
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Figure 3.14: Three special cases of transient responses of the optimized PLL with multiplier
phase detector.
3.4 Hybrid PLL with averaging window
Due to the non-satisfactory performance of PLLs discussed in the previous section,
an improved PLL design is proposed in this section to solve both the inconsistency and
insufficient frequency MSE problems. In order to overcome the inconsistency with the PLL,
the unstable equilibria inherent in the multiplier phase detector should be avoided by using
other types of phase detector. To improve the frequency MSE at holdover, one approach
is to introduce an averaging window in the system. In the rest of this section, a “hybrid”
PLL using a PFD phase detector for initial convergence and a MUL phase detector with
averaging window for steady state performance is proposed and statistical simulation is
provided to demonstrate its efficacy.
Recall the PFD discussed in Section 3.2.3. It is easily seen from the waveforms in
Figure 3.10 that in the case where u1 leads, the PFD toggles between the states 0 and 1.
The ud becomes largest when the phase error θe is positive and approaches 2pi. Similarly,
if u2 leads, the PFD toggles between the states 0 and -1. ud becomes smallest when θe is
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negative and approaches −2pi. If we plot the average signal u¯d versus θe, we get a sawtooth
function as shown in Figure 3.15.
Figure 3.15 also shows the average detector output signal for phase errors greater than 2pi
or smaller than −2pi. When the phase error θe exceeds 2pi, the PFD behaves as if the phase
error recycled at zero; hence characteristic curve of the PFD becomes periodic with period
2pi. Thus, unlike the multiplier phase detector, there is no unstable equilibria in PFD. The
only stable equilibrium is 0. But the occasional transients that cannot be fully suppressed
u¯d
Kd2pi
−Kd2pi
0−4pi 2pi−2pi 4pi
θe
Figure 3.15: Plot of the averaged PFD output signal u¯d versus phase error θe.
by the loop filter make it extremely hard for the PFD to have smaller MSE(ω1 − ω2)|t=0.5
even by using an averaging window. This can be shown by the deterministic simulation
in Figure 3.16 and 3.17. The simulation is done by using parameters in Table 3.3 except
that fin = 1021 Hz, θ1 = −0.35pi, ω3dB = 0.0061ωo for the multiplier phase detector and
ω3dB = 0.0059ωo for the PFD. In Figure 3.16, it shows that the frequency error of both
PLLs becomes small 0 before t = 0.5 seconds. In Figure 3.17, it is clearly shown that
while the multiplier PLL produces ripples oscillating at frequency 2fin around 0, the PFD,
however, produces occasional spiky transients with aperiodic behavior. Therefore, it is not
hard to predict that the PLL with multiplier phase detector can outperform the PLL with
PFD if the averaging window technique is applied.
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Figure 3.16: An example of PLL convergence behavior with MUL and PFD.
Based on the discussion above, a tradeoff can be made so that the PLL can avoid outliers
as well as produce smallest MSE(ω1−ω2)|t=0.5. Since the advantages of PFD and multipliers
are complementary, it is natural to think that the combination of the two together with the
averaging window technique might achieve the goal. The basic idea of the “hybrid” PLL is
to use PFD at the beginning of the acquisition process in order to move the PLL away from
an unstable equilibrium, then switch to the multiplier phase detector with averaging window
to retain the advantage of small MSE after convergence. To maintain the consistency in
the system, the phase detector gain Kd should be the same all the time. This is because
the loop filter has memory of the system. If Kd changes during the switch, the loop filter
changes and so does the memory. In order to have the same slope for both phase detectors,
we set Cd =
2
A
for the multiplier phase detector. Thus, the phase detector gain for the
multiplier phase detector Kd = 1. This can also be seen in Equation (2.8), where U10 = A.
To make the PFD have the same Kd as the multiplier phase detector, the output of PFD
should be multiplied by 2pi. Then we have Kd = 1 for the PFD. The Matlab code of the
hybrid phase detector implementation is given as below
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Figure 3.17: The zoom-in version of the PLL convergence behavior shown in Figure 3.16
with MUL and PFD between t = 0.45 to t = 0.55 seconds.
1 %∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ Phase de t e c t o r ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗
2 i f i<i sw i t ch && i >1,
3 % PFD during s t a r t up
4 s i g i n ( i ) = ( sign ( s i g i n ( i ) )+1)/2 ;
5 v co ou t i ( i ) = ( sign ( v co ou t i ( i ) )+1)/2 ;
6
7 up1 = ( i>1)&&(˜ s i g i n ( i−1)&&s i g i n ( i ) ) ;
8 up2 = ( i>1)&&(˜ vco ou t i ( i−1)&&vco ou t i ( i ) ) ;
9
10 s t a tu s (1) = ( i>1)&&( s i g i n ( i −1)˜=1)&&(up1&&˜up2 ) ;
11 s t a tu s (2) = ( i>1)&&( s i g i n ( i−1)˜=−1)&&(˜up1&&up2 ) ;
12 s t a tu s (3) = ( i>1)&&(˜ s t a tu s (1)&&˜ s ta tu s ( 2 ) ) ;
13
14 i f s t a tu s (1 )
15 pd out ( i ) = pd out ( i −1)+2∗pi ;
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16 e l s e i f s t a tu s (2 )
17 pd out ( i ) = pd out ( i −1)−2∗pi ;
18 e l s e i f s t a tu s (3 )
19 pd out ( i ) = pd out ( i −1);
20 end
21
22 % regu l a r mu l t i p l i e r phase de t e c t o r
23 else
24 pd out ( i ) = Cd∗ s i g i n ( i )∗ vco outq ( i ) ;
25 end
Lines 2-20 implement the PFD where i is the current sample index and iswitch is the
index of the switching time. Lines 2-4 change the sinusoidal waves to square waves. Lines
7-8 check the positive edges of u1 and u2 respectively. Lines 10-20 implement the state
transitions where status(1) forces the PFD into its next higher state; status(2) forces the
PFD into its next lower state and status(3) let the PFD stay in the current state. Notice
that the pd out is multiplied by 2pi in order to make the Kd the same as the multiplier
phase detector. Line 24 implements the multiplier phase detector.
The idea of introducing an averaging window is based on the PLL model with holdover
function. Since if t = 0.5 seconds is the given time that the PLL goes into holdover,
the uf (t = 0.5) will be continuously sent to the VCO before the next beacon is detected.
Therefore, instead of only using the last output of the loop filter, it might be better to use
the average of more samples of uf (t). Figure 3.18 shows the functional block digram of the
PLL with averaging window and holdover function.
u1(t) = U10sin(ω1t + θ1) u2(t) = U20cos(ω2t + θ2)
u2(t) = U20cos(ω2t + θ2) PD
ud(t) uf (t)
F (s) Ko
s
Cd
Kd
buffer
holdover
LF
averaging
M-samples
VCO
Figure 3.18: Block diagram of the PLL with averaging window and holdover function.
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As can be seen in Figure 3.18, the holdover is followed by an M -samples averaging
window which can attenuate the ripples of uf (t) when the PLL is in the locked state. Once
the holdover switch is on at t = 0.5 seconds, the PLL stops tracking and the values stored
in the holdover buffer is averaged and sent to the VCO.
To confirm the hybrid PLL with averaging window does help avoid the unstable equi-
libria and improve the frequency MSE, several Matlab simulations are conducted. The
simulation parameters applied are shown in Table 3.3. Other parameters that need to be
considered for this averaging window hybrid PLL are: the loop filter bandwidth ω3dB, the
switching time from PFD to MUL Tshift, and the averaging window length M .
For a quick test, ω3dB is set to 0.01ωo which drives PLL to converge faster than the
PLLs in Table 3.5. Tshift is set to 0.3 seconds which means that the PLL uses PFD in
the first 0.3 seconds and switches to multiplier phase detector for the remainder of the
tracking period up to t = 0.5 seconds. Since the final acquisition process is completed
by the multiplier phase detector, N should be selected to average an integral number of
periods so that the double frequency term can be suppressed as much as possible. Since
fs = 44.1 kHz, fo = 1021 Hz, assuming that N periods of the double frequency output of
the multiplier phase detector are to be averaged, then the window length can be computed
as
M =
fs
2× fo ×N
≈ 21.6×N.
(3.4)
When N = 10, then M = 216 samples of uf (t) are averaged. A total of 10
4 iterations are
performed for 5 statistical simulations. The results are shown in Table 3.6.
The MSE(ω1 − ω2)|t=0.5 in Table 3.6 are very consistent and much smaller compared
with the PLL in Table 3.5. As can be seen, the MSE(ω1 − ω2)|t=0.5 is at least 40 times
better than the optimal PLL with PFD and the standard deviation of frequency error is 6
times better than that of PFD. Note that the hybrid PLL with averaging window has not
been optimized yet. Therefore, there is good reason to believe that the hybrid PLL with
averaging window can successfully solve the problems in the PLLs discussed in Section 3.2.
It not only avoids the unstable equilibrium inherent in multiplier phase detector but also
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Experiment No. MSE(ω1 − ω2)|t=0.5 of hybrid PLL ppm
with averaging window
1 2.8662e-04 2.6391
2 2.8229e-04 2.6190
3 2.8854e-04 2.6479
4 2.8593e-04 2.6359
5 2.8661e-04 2.6390
Average 2.8600e-04 2.6362
Std 2.2900e-06 0.0106
Table 3.6: MSE(ω1 − ω2)|t=0.5 of hybrid PLL with averaging window under the same con-
dition as in Table 3.3.
dramatically improves the frequency MSE of the PLL.
3.5 Final optimized Hybrid PLL design
In the last section, it has been shown that the hybrid PLL with averaging window is a
promising PLL design that can solve the inconsistency problem and improve the frequency
MSE of the basic PLL design. The performance of the hybrid PLL is governed by three key
parameters:
• ω3dB : the bandwidth of the loop filter.
• Tshift: the time to switch from the PFD to the multiplier phase detector.
• M : the length of the averaging window.
The optimization of switching time Tshift and averaging window length M , similar to
the optimization of ω3dB , is a process of comparing the MSEs of all the possible switching
time andM . Hence for the averaging window hybrid PLL, a joint optimization with respect
to all three parameters needs to be performed. Simulation parameters in Table 3.3 are used
with 20 equally spaced points between [0.0034, 0.0214] × 2pifo being generated as ω3dB ,
20 uniformly distributed values between [0.0029,0.2879] being generated as Tshift and 20
evenly distributedM between [7425, 10476] being generated as the window length. For each
triplet of [ω3dB , Tshift, M ], 10
4 iterations are computed for the MSE(ω1 − ω2)|t=0.5. The
minimum MSE=3.0846 × 10−7 with corresponding ω3dB = 0.0138 × 2pifo, Tshift = 0.0629
and M = 9288 is obtained. This [ω3dB , Tshift, M ] is thus the optimum value of the hybrid
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DT-PLL. The corresponding time constants of the optimized averaging window hybrid PLL
are T1 = 0.0071, T2 = 0.0475 and T3 = 0.0048.
In order to confirm that this PLL design achieves consistent performance, another sim-
ulation similar to Table 3.6 was performed with the optimal [ω3dB , Tshift, M ] triplet. 10
4
iterations are conducted for each test. The simulation results are shown in Table 3.7.
Experiment No. MSE(ω1 − ω2)|t=0.5 of optimized hybrid PLL ppm
with averaging window
1 3.1347e-07 8.7276e-02
2 3.1313e-07 8.7228e-02
3 3.1781e-07 8.7878e-02
4 3.1467e-07 8.7442e-02
5 3.2179e-07 8.8426e-02
Average 3.1617e-07 8.7651e-02
Std 1.3264e-017 0.0504
Table 3.7: MSE(ω1 − ω2)|t=0.5 of optimized hybrid PLL with averaging window under the
same condition.
As shown in Table 3.7, the mean squared frequency error is extremely consistent and
the MSE(ω1 − ω2)|t=0.5 is 40,000 times better than the optimized PFD. The frequency
standard deviation now is approximately 0.087 ppm which is much more stable than typical
temperature compensated or oven-controlled local oscillators.
3.6 Experimental demonstration
A wired experiment was conducted to show that the optimized hybrid PLL with av-
eraging window can give better frequency synchronization than the unsynchronized local
oscillators on TMS320C6713DSK board.
Figure 3.19 shows the block diagram of the experiment configuration including two Texas
Instruments TMS320C6713DSK floating point DSP starter kits, a portable CD player, a
mixer, a Marantz solid state recorder (or an oscilloscope for real-time monitoring ), var-
ious RCA, BNC connectors and cables. The source nodes in the wired experiment are
implemented by using the TMS320C6713DSK boards at a sampling frequency 44.1 kHz.
For the unsynchronized wired experiment, both source nodes transmit a 1021 Hz sinu-
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Figure 3.19: Implementation block diagram of an unsynchronized system and a synchronized
system.
soidal beacon with unit amplitude. The CD player and the mixer are not used. The beacons
are recorded by using different channels of the recorder for approximately 213.2 seconds.
For the synchronized experiment, a primary beacon was transmitted by the CD player to
both source nodes. Since the primary beacon detection and the optimized hybrid PLL
functionalities were implemented by programming the DSKs in C, each source node runs
on identical software and tracks the primary beacon for 0.5 seconds. After the acquisition
process is completed, both source nodes transmit the signal in holdover and the beacons
are recorded by using separate channels for approximately 3.14 hours (11310 seconds).
After the conclusion of the experiment, the uncompressed .wav recording of the experi-
ment was transferred to a PC and analyzed in Matlab. In order to quantify the frequency
offset of the unsynchronized/synchronized signals, the product of the beacons is performed
and the high frequency components are removed by using a low-pass filter. According to
the trigonometric identity, the product of two sinusoidal signals can be written as
sin(ω1t+θ1) sin(ω2t+θ2) =
1
2
{cos [(ω1 − ω2)t+ θ1 − θ2]−cos [(ω1 + ω2)t+ θ1 + θ2]}. (3.5)
Since the high frequency components are eliminated by a low-pass filter, only the first low
frequency term remains in the equation.
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The experimental result of the unsynchronized case is shown in Figure 3.20. As can be
seen in this figure, the low frequency component is periodic with the period approximately
equals to 62.4 seconds which indicates that the frequency offset is approximately 15.7 ppm.
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Figure 3.20: The frequency offset of two unsynchronized signals by using the local oscillator
on the DSK boards.
The result of the synchronized experiment is shown in Figure 3.21. Unlike the unsyn-
chronized case, no obvious periodicity is revealed in the low frequency components in the
11310-second observation time. However, according to (3.5), there is always a low frequency
term in the product of two sinusoidal signals. The only reason for not seeing the periodicity
in Figure 3.21 is because that the observation time is not long enough. Thus a sinusoid with
matching frequency and phase can be generated based on the result of the synchronized
experiment. According to Figure 3.21, one half period can be calculated as approximately
9588 seconds which indicates that the period in this case is approximately 19177 seconds.
Hence, the matching signal can be generated as
0.21 cos
(
2pi
19177
t+
pi
20
)
(3.6)
in which the amplitude and the initial phase are picked to match the experimental result. As
can be seen in Figure 3.21, the period of the matching signal which can also be considered as
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the period of the synchronized experiment is 19177 seconds. The corresponding frequency
offset is 0.0511 ppm which is better than the Matlab simulation results.
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Figure 3.21: The frequency offset of two synchronized signals by using the optimized hybrid
PLL with averaging window.
This experiment demonstrates that the hybrid PLL can synchronize the sources to
achieve approximately 307 times better performance than the unsynchronized DSKs. This
result is consistent with Matlab simulations.
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Chapter 4
Two-Source Time-Slotted
Round-Trip Carrier
Synchronization System
In this chapter, an experimental study of a distributed beamforming system with two-
source, one-destination will be presented by using the optimized hybrid DT-PLL proposed
in Section 3.4. We achieve synchronization here via the time-slotted round-trip carrier
synchronization protocol. Experimental results of both wired and acoustic tests will be
analyzed and discussed in the following sections.
4.1 Experimental methodology for two-source wired test
Each source in the wired two-source time-slotted round-trip carrier synchronization
system is implemented by using one TMS320C6713DSK board at a sampling frequency
44.1 kHz. Except for the DSK boards, the system is composed of a CD player (SONY CD
walkman D-CJ01), a Behringer EURORACK UB1202 Mixer, a Tektronix TDS 3014 oscillo-
scope, various RCA, BNC connectors and cables for interconnection between the electronic
components’ inputs and outputs. The whole system setup is depicted in Figure 4.1.
The primary beacon detection and round-trip protocol functionalities were implemented
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Figure 4.1: Implementation block diagram of the two-source time-slotted round-trip carrier
synchronization system where the blue and green lines each represents a different signal
wired path.
by programming the TMS320C6713DSKs in C using Texas Instrument’s Code Composer
Studio integrated development environment. Each source node runs identical software and
determines its identity by polling a bank of DIP switches upon initialization. When DIP
switch 1 is pressed, the DSK board performs as source node 1, while DIP switch 2 is pressed
the DSK board performs as source node 2. Detailed software design and implementation of
the source nodes will be discussed in Section 4.1.2.
The “destination node” was realized by using a portable CD player for primary beacon
generation, as well as a Marantz PMD661 solid state recorder for recording of the signals.
An oscilloscope was also connected to the output of the Marantz digital recorder for real-
time monitoring.
Each wired/acoustic experiment consisted of N = 100 “tests” where a test is a complete
execution of the 2M−1 timeslots of the round-trip protocol. Upon initialization, each node
enters into a state where it listens for a primary beacon from the destination node. When
the start of the primary beacon is detected, the nodes execute the round-trip protocol
according to the schedule in Table 4.1 where each node keeps time by counting samples
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received from the codec onboard the TMS320C6713DSK sampling at a rate of 44.1 kHz.
Timeslot Time S1 S2
TS0
0.00s detect primary beacon detect primary beacon
0.00-0.10s wait wait
0.10-0.1629s track PLL1 with PFD track PLL1 with PFD
0.1629-0.60s track PLL1 with MUL track PLL1 with MUL
0.6s compute holdover for PLL1 compute holdover for PLL1
0.60-1.25s holdover PLL1 holdover PLL1
TS1
1.25-1.35s transmit holdover PLL1 holdover PLL1
1.35-1.4129s transmit holdover PLL1 holdover PLL1 and track PLL2
with PFD
1.4129-1.85s transmit holdover PLL1 holdover PLL1 and track PLL2
with MUL
1.85s transmit holdover PLL1 compute holdover for PLL2 and
holdover PLL1
1.85-2.25s transmit holdover PLL1 holdover PLL1 and PLL2
2.25-2.50s wait holdover PLL1 and PLL2
TS2
2.50-2.60s wait transmit holdover PLL1; also
holdover PLL2
2.60-2.6629s track PLL2 with PFD transmit holdover PLL1; also
holdover PLL2
2.6629s-3.10s track PLL2 with MUL transmit holdover PLL1; also
holdover PLL2
3.10 compute holdover for PLL2 transmit holdover PLL1; also
holdover PLL2
3.10-3.50s holdover PLL2 transmit holdover PLL1; also
holdover PLL2
3.50-3.80s holdover PLL2 holdover PLL2
TS3
3.80-5.80s transmit holdover PLL2 transmit holdover PLL2
5.80-6.80s clear state clear state
6.80s re-arm primary beacon detector re-arm primary beacon detector
Table 4.1: Two-source round-trip synchronization protocol timing. After detection of the
primary beacon, each node keeps time using its sample clock running at 44.1 kHz.
Note that Table 4.1 corresponds to the timing for a two-source experiment; the three-
source experiment has similar timing but require more timeslots to exchange the beacons
as discussed in Section 5.1. In all of the experiments reported in this paper, the duration
of each beacon was one second with a 0.25 second guard time between timeslots. After the
final beacon, a guard time of 0.3 seconds occurs before beamforming. The experiments were
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automated by creating a compact disk with the one second primary beacon signal repeating
every 7 seconds for the two-source experiments and every 10 seconds for the three-source
experiments.
4.1.1 Channel characterization
All practical systems are subject to nonidealities which might not have been considered
in theoretical analysis. Hence, it is necessary to understand where the nonidealities exist so
that we can analyze the system in a proper way. Therefore, before we run the two-source
time-slotted round-trip synchronization protocol on this system, we should first know the
approximate delay in the wire channels. There are mainly two sources of channel delays: the
transmission delay in the line-level stereo cables, and the inherent delay of the ADC/DAC
operations on the DSK boards.
Given the signal transmission speed in the wires and the length of wires, the propagation
delay through wire channels can be calculated as
tdelay =
length of cables
signal speed
=
5m
3× 108m/s
≈ 0.0167µs.
(4.1)
Since the carrier periods of audio frequencies 20 Hz to 20 kHz range from 50 µs to 50 ms,
the propagation delay through wires is negligible with respect to these carrier periods.
To find out the inherent delay of the ADC/DAC operations on DSK boards, a charac-
terization test needs to be performed. As described in [16], the setup is shown in Figure 4.2.
The sampling frequency of the DSK board is set to 44.1 kHz. The Tektronix AFG 3021
function generator was configured to the “burst” function and output a 1021 Hz sine wave
with approximately 1V amplitude and zero starting phase for two cycles. We first measured
the time delay between the input signal and the output signal of the DSK board by using the
“single sequence” function on the Tektronix TDS 2004B digital storage oscilloscope. During
this test, the code on DSK board only read and wrote samples without any processing. The
test result captured by the oscilloscope can be found in Figure 4.3. Another test was
conducted with exactly the same setup except that 1500 cycle loops are inserted between
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Figure 4.2: Test setup for inherent delay of DSK board where the solid and the dashed lines
each represents a different signal wired path.
reading and writing of samples to the codec in the code running on the DSK board. The
test result captured is shown in Figure 4.4.
Comparing Figure 4.3 and Figure 4.4, we can see that the measured delays are 1.06ms
which are approximately the same. Since the delay 1.06ms ≥ tc ≈ 0.97ms, where tc is the
carrier period at 1021 Hz, we can conclude that the inherent delays are determined mainly
by the ADC/DAC operations on DSK boards, rather than the processing between samples.
Although the ADC/DAC delays is not negligible with respect to most audio frequency
carrier periods, this delay however is identical in each source node in the system. Thus,
the total channel delays of the clockwise and counterclockwise circuits D → S1 → S2 → D
and D → S2 → S1 → D are identical. Based on these analysis, it is fair to say that
although the time-slotted round-trip carrier synchronization system automatically corrects
phase offsets caused by both the channel and local oscillator, the experimental results of the
system shown in Figure 4.1 are focused on correcting oscillator offsets rather than correcting
channel offsets.
The channel noise is another factor that needs to be considered. Since all signals are
transmitted by wires, the channel noise are primarily caused by the Analog-to-Digital Con-
verter (ADC) and the Digital-to-Analog Converter (ADC) in the TLV320AIC23B features
58
input output
≈ 1.060ms
Figure 4.3: A snapshot of oscilloscope to find approximate DSK input/output delay without
processing at sample frequency 44.1 kHz.
input output
≈ 1.060ms
Figure 4.4: A snapshot of oscilloscope to find approximate DSK input/output delay with
1500 processing cycles inserted between read/write operations at sample frequency 44.1 kHz.
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third-order multi-bit architecture with up to 90 dB signal-to-noise (SNR) at sampling rates
up to 96 kHz, while the DAC sigma-delta modulator features a second-order multi-bit ar-
chitecture with up to 100 dB SNR at sampling rates up to 96 kHz [17]. Therefore, the
channels in this system can be regarded as essentially noise-free due to signals’ high SNR.
4.1.2 Source node functionality and PLLs
As discussed in [7], since each source transmission in the time-slotted round-trip carrier
synchronization protocol is intended to be a periodic extension of a beacon received in a
previous timeslot, each node in the system could realize its phase and frequency estimation
function by using the hybrid PLLs with averaging window as described in 3.4.
The software implementation of each source node is achieved by converting the hybrid
PLL design to C source code running on the DSKs. In order to prevent false detection
and noise, an IIR filter with peak frequency 1021 Hz and bandwidth of 100 Hz is added
before the signal enters PLLs. Depending on the number of nodes and the node number,
as many as two independent phase locked loops are implemented on a source node. The
PLL loop filter is realized by following the analog active-PI loop filter design procedure in
[12] with 3 dB bandwidth of approximately 14 Hz and then using the bilinear transform
to convert the analog loop filter to discrete time. The PLL’s “voltage controlled oscillator”
is implemented in software as a numerically controlled oscillator (NCO) centered at the
nominal frequency of 1021Hz. All processing was performed on the DSP in floating point.
The following sections will give detailed discussion of the function units.
Phase detector implementation
The phase detector in each hybrid PLL is implemented in two stages. In the “rough
acquisition” stage (the first 0.0629 seconds of tracking), the PLL uses a phase-frequency
detector (PFD). The reasons for using PFD have been discussed in Section 3.3.2 and 3.4
which can be briefly summarized as: First, unlike most other phase detectors, e.g. the
multiplier, the PFD does not possess any unstable equilibria and convergence times are
predictable. Second, the PFD output is independent of the input amplitude. Hence, the
PLL can perform rough acquisition without automatic gain control. The PFD output
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after convergence, however, has occasional transients that are not fully suppressed by the
loop filter which can lead to inconsistent beamforming performance. Hence, after rough
acquisition, the PLL switches to “fine acquisition” for the remainder of the tracking period
by changing the phase detector to a standard multiplier. The multiplier phase detector does
not have output transients like the PFD after convergence, but is not suitable for rough
acquisition due to its sensitivity to input amplitude and unpredictable convergence times
caused by the presence of unstable equilibria. During fine acquisition, the input signal is
normalized to unity amplitude by using a local estimate of the signal amplitude obtained
during rough acquisition so that the PFD and the standard multiplier can share the same
phase detector gain. Inconsistent phase detector gain may result slow convergence for the
multiplier phase detector.
The C code for the hybrid PLL implementation is listed as:
1 /∗∗∗∗∗∗∗∗∗∗∗∗∗ Phase de t e c t o r ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗/
2 i f ( PhaseDetector == 0)
3 /∗ ∗∗∗∗∗∗∗∗∗∗∗∗∗∗PFD∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ ∗/
4 {
5 i f ( input > maxScale [PLLnum] )
6 maxScale [PLLnum] = input ;
7
8 i f ( input >= 0)
9 s i g i n [PLLnum ] [ 0 ] = 1 ;
10 else i f ( input < 0)
11 s i g i n [PLLnum ] [ 0 ] = 0 ;
12
13 i f ( v co ou t s i n [PLLnum ] [ 0 ] >=0)
14 vco ou t s i n [PLLnum ] [ 0 ] = 1 ;
15 else i f ( v co ou t s i n [PLLnum ] [ 0 ] <0)
16 v co ou t s i n [PLLnum ] [ 0 ] = 0 ;
17
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18 up1 = ( ( ! s i g i n [PLLnum][1])&& s i g i n [PLLnum ] [ 0 ] ) ;
19 up2 = ( ( ! v co ou t s i n [PLLnum][1])&& vco ou t s i n [PLLnum ] [ 0 ] ) ;
20
21 s t a tu s [PLLnum ] [ 0 ] = ( s i g i n [PLLnum ] [ 1 ] != 1) && (up1&&(!up2 ) ) ;
22 s t a tu s [PLLnum ] [ 1 ] = ( s i g i n [PLLnum ] [ 1 ] != −1) && ( ( ! up1 ) && up2 ) ;
23 s t a tu s [PLLnum ] [ 2 ] = ( ! s t a tu s [PLLnum] [ 0 ] )&&( ! s t a tu s [PLLnum ] [ 1 ] ) ;
24
25 i f ( s t a tu s [PLLnum ] [ 0 ] )
26 pd out [PLLnum ] [ 0 ] = pd out [PLLnum] [ 1 ]+ twopi ;
27 else i f ( s t a tu s [PLLnum ] [ 1 ] )
28 pd out [PLLnum ] [ 0 ] = pd out [PLLnum] [1 ] − twopi ;
29 else i f ( s t a tu s [PLLnum ] [ 2 ] )
30 pd out [PLLnum ] [ 0 ] = pd out [PLLnum ] [ 1 ] ;
31 }
32
33 else i f ( PhaseDetector == 1)
34 /∗ ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗MUL∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ ∗/
35 {
36 Cd[PLLnum] = 2∗Kd/maxScale [PLLnum ] ;
37 pd out [PLLnum ] [ 0 ] = Cd[PLLnum]∗ input∗ vco ou t cos [PLLnum ] [ 0 ] ;
38 }
39 /∗∗∗∗∗∗∗∗∗∗∗∗∗END Phase de t e c t o r ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗/
This code is just the C version of the Matlab code listed in Section 3.4 except that the
maximum amplitude of the sine signal is based on the measured data (lines 5-6) rather than
setting A = 0.95 directly. Hence, in order to have the same slope for both phase detectors,
we have Cd be calculated as line 36. Lines 2-31 implement PFD while lines 33-38 implement
multiplier phase detector.
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Loop filter implementation
As discussed in Section 2.3.4, the transfer function of the second-order low-pass active
proportional integral (PI) loop filter has the form as Equation (2.19). Since T1 = 0.0071,
T2 = 0.0475, T3 = 0.0048, the corresponding time constants can be calculated by Equa-
tion (2.17) and thus τ1 = 0.0071, τ2 = 0.0428 and τ3 = 0.0048. Using bilinear transform,
we can arrive at
F (z) =
(T 2 + 2T (τ2 + τ3))z
2 + 2T 2z + (T 2 − 2T (τ2 + τ3))
2τ1(T + 2τ3)z2 − 8τ1τ3z + 2τ1(2τ3 − T ))
=
(T 2 + 2T (0.0428 + 0.0048))z2 + 2T 2z + (T 2 − 2T (0.0428 + 0.0048))
2× 0.0071(T + 2× 0.0048)z2 − 8× 0.0071 × 0.0048z + 2× 0.0071(2 × 0.0048 − T ))
=
0.015851338604076z2 + 0.000007564091554z − 0.015843774512522
0.995238330480629z2 − 1.995238330480629z + 1
(4.2)
where T = 1/44100. The corresponding C code can be found in Appendix B and C.
VCO implementation
Based on the working principle of voltage-controlled oscillators, the VCO oscillates at
the center frequency 1021 kHz, which is determined by the output signal uf of the loop
filter. In C, the VCO is implemented as a numerically controlled oscillator (NCO) and it is
made into a function by the following code:
1 void VCO(unsigned short PLLnum, double holdover va lue ,
2 unsigned int mode)
3 {
4 w vco [PLLnum]= twopi ∗ f v co+Ko∗ ho ldover va lu e ;
5 ph i vco [PLLnum] = phi vco [PLLnum]+ w vco [PLLnum]∗ i n v f s ;
6
7 while ( ph i vco [PLLnum] > twopi )
8 ph i vco [PLLnum] = phi vco [PLLnum] − twopi ;
9 while ( ph i vco [PLLnum]< 0)
10 ph i vco [PLLnum]= phi vco [PLLnum]+ twopi ;
11 }
63
where line 4 computes frequency in (2.3) and line 5 computes the corresponding phase.
Lines 7-10 wrap the phase of the VCO back into the range [0, 2pi] since the sine function is
periodic on that interval. All variables are stored as single precision floating point values.
Holdover implementation
The holdover function as described in Section 3.4 is an average-value low-pass filter
which can attenuate the ripples in the outputs of the filter. When the holdover switch is
on, the latest M “uf”s are averaged out and input to VCO. According to the Matlab
simulation in Section 3.5, the optimal length of the averaging window is M=430. When
the holdover switch is off, the uf is directly sent to VCO. The holdover switches on at 0.5s
of each 1-second-long input beacon, and switches off when the desired secondary beacon
or beamforming beacon has been transmitted. The following C code shows the software
implementation of holdover:
1 holdover [PLLnum ] [ index ] = uf [PLLnum ] [ 0 ] ;
2 i f ( index< (m−1))
3 {
4 running sum [PLLnum]= running sum [PLLnum] + holdover [PLLnum ] [ index ]
5 − holdover [PLLnum ] [ index +1] ;
6 ho ldover index [PLLnum]++;
7 }
8 else
9 {
10 running sum [PLLnum] = running sum [PLLnum]+ holdover [PLLnum ] [ index ]
11 − holdover [PLLnum ] [ 0 ] ;
12 ho ldover index [PLLnum]= 0 ;
13 }
when the PLL stops tracking and goes into the holdover, the following code computes the
averaged value of the “running sum”:
1 running avg [ 0 ] = running sum [ 0 ] ∗ invM ;
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and this value will be used as u¯f to update the ω2.
4.2 Experimental methodology for two-source acoustic test
The two-source acoustic test shares the same round-trip synchronization protocol with
the wired-channel test discussed in Section 4.1, as well as the software implementation. The
difference mainly lies in the experimental setup. Instead of just using a TMS320C6713DSK,
the acoustic source nodes used in the experimental study were developed as part of an
Acoustic Cooperative Communication Experimental Network Testbed (ACCENT). All of
the hardware components of the ACCENT node are low-cost off-the-shelf parts. Figure 4.5
shows a block diagram of the major components of the source node including a Texas In-
struments TMS320C6713DSK floating point DSP starter kit, microphone, power amplifier,
speaker, and battery. As shown in Figure 4.6, the components are mounted in an plastic en-
closure with the microphone and speaker placed in close proximity to approximate a single
transducer. Note that each source node operates independently using its own local oscilla-
tor; there are no wires or signals shared among the source nodes other than the acoustic
signals generated during the round-trip protocol.
TMS320C6713 DSK
mic in line out
audio
ampli!er
in out
rechargeable
battery
Figure 4.5: Block diagram of an ACCENT acoustic source node.
Photographs of the experiment environment configured for an acoustic experiment with
two source nodes is shown in Figures 4.7. The room in which the acoustic experiments
were performed was a typical carpeted conference room with dimensions approximately
7.5 meters by 7.5 meters. In the two-source experiment, the nodes were placed in an
approximately equilateral triangle configuration with approximately 4 meters of separation
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microphone
speaker
Figure 4.6: ACCENT acoustic source node hardware in a plastic enclosure.
source nodes
destination
Figure 4.7: Two-source acoustic distributed beamforming experiment configuration.
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between the source nodes and between each source node and the destination.
4.3 Data analysis methodology
The assumption of single-path channels in the prior development of the two-source
round-trip carrier synchronization protocol was used for clarity of exposition but is not nec-
essary to enable beamforming. Note that the beacons exchanged in the round-trip carrier
synchronization system are all at the same frequency as the carrier. Hence, each bidirec-
tional channel between a pair of source nodes (and between individual source nodes and the
destination) is a time-division-duplex (TDD) channel that is reciprocal in both directions.
The principles developed in the case of single-path channels can then be applied to the case
with multipath channels with the difference being that it is now the phase shift, rather than
the propagation delay, of each channel that is identical in both directions. Denoting the
phase of the channel between node i and j as θi,j, it is easy to see that the aggregate round
trip phase shifts of the D → S1 → S2 → D circuit and the D → S2 → S1 → D circuit are
identical and equal to
θrt = θ0,1 + θ1,2 + θ2,0.
Although the steady-state phase shift of each channel is identical in both directions, the
multipath channels also cause the finite-duration beacons received by S1 and S2 to have
transient components that must accounted for in the protocol. In a system with multipath
channels, each source node should delay tracking the beacon with the appropriate PLL
until the transient effects of the channel have become negligible. The source then tracks the
beacon with the appropriate PLL during the steady-state portion of the beacon observation
and puts the PLL into holdover mode prior to the conclusion of the steady-state portion of
the beacon. This is summarized in Figure 4.8.
The important thing here is that each source uses only the steady-state portion of its
noisy observation in each timeslot for PLL tracking and subsequent computation of local
estimates of the received frequency and phase. The initial and final transient portions of
the observation are ignored. As with single-path channels, the phase estimates at each
source are extrapolated for transmission of the secondary beacons and carriers as periodic
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Figure 4.8: Effect of multipath on PLL tracking and holdover.
extensions of the steady state portion of the primary beacon observations.
In order to ensure that some portion of the observation is steady-state observation, the
duration of each secondary beacon must exceed the delay spread of the channel in which
the beacon is transmitted. Guard times may also be added between timeslots to allow for
the transients in a previous timeslot to vanish before a new beacon is transmitted. No other
modifications to the synchronization protocol are necessary.
At the conclusion of an experiment consisting of N wired/acoustic beamforming tests,
the uncompressed .wav recording of the experiment was transferred to a PC and analyzed
in Matlab to generate the statistical results presented in Section 4.4. To quantify the
efficacy of the distributed beamformer, the “power ratio” ρ of the beamformer is calculated
by estimating the power received during beamforming and computing its ratio with respect
to the ideal prediction if the carriers were received in perfect phase alignment. A power
ratio of one corresponds to an ideal beamformer with perfect phase alignment. A power
ratio of zero corresponds to the case where the carriers completely cancel at the destination.
To understand how power ratio is computed from the recordings, Figure 4.9 shows a
figurative example of a typical recording for a two-source round-trip beamforming test.
Since the secondary beacons in TS(1) and TS(2) are transmitted at the same amplitude as
the carriers in TS(3), the power ratio of the nth test can be computed by estimating the
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amplitudes of the signals recorded in timeslots TS(1), TS(2), and TS(3) and calculating
ρ[n] =
(
aˆbf [n]
aˆ10[n] + aˆ20[n]
)2
.
The amplitude estimates in each test are obtained via the MLE FFT technique described
in [18] using an 0.2 second window of the steady state portion of each signal in timeslots
TS(1), TS(2), and TS(3). In the general M -source case, the power ratio of the nth test can
time
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secondary
beacon
S2 to S1
secondary
beacon
beamforming
aˆ10[n]
aˆ20[n]
aˆbf [n]
Figure 4.9: Amplitude estimation in the nth test of a two-source round-trip distributed
beamforming experiment.
be calculated as
ρ[n] =
(
aˆbf [n]
aˆ10[n] + · · ·+ aˆM0[n]
)2
.
As with two nodes, a power ratio of one corresponds to an ideal beamformer with perfect
phase alignment.
4.4 Experimental results
Several wired-channel experiments were performed and the experimental results can be
found in Table 4.2. The mean power ratio over N = 100 tests of the time-slotted round-trip
carrier synchronization protocol was consistently greater than 0.99 and standard deviations
on the order of 10−3. Hence, the wired-channel experiments confirmed that the round-trip
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carrier synchronization protocol can consistently offer near-ideal performance over “perfect”
channels.
Experiment1 Experiment2 Experiment3 Experiment4
Min(ρ) 0.9970 0.9960 0.9970 0.9970
Max(ρ) 1.0000 1.0000 1.0000 1.0000
Mean(ρ) 0.9980 0.9983 0.9986 0.9984
Std(ρ) 8.8335e-004 1.1000e-003 9.5796e-004 9.8711e-004
Table 4.2: Experimental results of two-source wired-channel tests. Each experiment con-
sisted of 100 distributed beamforming tests.
Figure 4.10 shows a histogram of the two-source power ratios over N = 100 tests of
the time-slotted round-trip carrier synchronization protocol with one second beacons and
0.25 second guard times. The mean power ratio of the distributed beamformer was com-
puted to be 0.9745 and the standard deviation was computed to be approximately 0.010.
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Figure 4.10: Two-source power ratio distribution for an acoustic experiment with N = 100
tests.
This result shows that the time-slotted round-trip carrier synchronization protocol was
consistently effective at synchronizing the phase of the carriers of the ACCENT nodes and
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that the synchronization errors lead to only a small loss in performance with respect to the
ideal prediction. The factors that contribute to the non-ideal performance observed in the
acoustic experiments will be discussed in Chapter 6.
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Chapter 5
Three-Source Time-Slotted
Round-Trip Carrier
Synchronization System
Based on the discussion and experimental results in Chapter 4, this chapter extends
the two-source round-trip carrier synchronization system to three-source scenario. Similar
to the two-source case, both wired-channel and acoustic experiments were conducted. The
experimental results were analyzed via the MLE FFT technique. The three-source beam-
forming system is also a proof-of-concept for the beamforming system with sources M > 3,
i.e., 4, 5, ..., M since the functionalities of the middle nodes in the “synchronization chain”
are very similar to the functionality of the source node 2 in the three-source beamforming
system. Experimental results are analyzed and discussed in the following sections.
5.1 Experimental methodology for three-source wired test
Prior to performing the three-source acoustic experiments, the real-time implementation
of the three-source round-trip protocol was tested over wired channels by connecting the
line-level outputs of the DSKs to the Behringer EURORACK UB1202 mixer and connecting
the line-level inputs of the TMS320C6713DSKs to the output of the mixer. The CD player
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used for primary beacon generation was also connected to the audio mixer. The whole
system setup is depicted in Figure 5.1.
L R L R L R L R L R L R
Source node 1 Source node 2 Source node 3
Mixer
CD player
Oscilloscope
in L in R
out L out R
ininin outoutout
Figure 5.1: Implementation block diagram of the three-source time-slotted round-trip carrier
synchronization system where the blue, green and red lines each represents a different signal
wired path.
Like the two-source case, the primary beacon detection and round-trip protocol func-
tionalities were implemented by programming the TMS320C6713DSKs in C using 6713
DSK CCStudio v3.1. Each source node runs identical software and determines its identity
by polling a bank of DIP switches upon initialization. DIP switch 1-3 corresponds to the
source node 1-3 respectively. When DIP M is pressed, the DSK board performs as source
node M . Again, a portable CD player was used for primary beacon generation, and a
Marantz recorder for recording of the signals. The experiments were automated by creating
a compact disk with the one second primary beacon signal repeating every 10 seconds. An
oscilloscope was also connected to the main output of the mixer for real-time observation.
While the source node functionality and PLLs are almost the same as the two-source
case, the middle node denoted as source node 2, is not just the local estimate in TS(3).
According to the protocol [7], the local estimates of the source node 2, namely ω20 and φ20
are generated as a combination of all the local estimates in TS(0), TS(1) and TS(3), which
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could be expressed as
ω20 = ω12 + ω32 − ω02
φ20 = φ12 + φ32 − φ02.
(5.1)
By using the ω20 and φ20 above, the total phase shift in the carrier signal of source node 2
is approximately the same as in the corner nodes.
Experiments consisted of N = 100 “tests” were conducted following Table A.1 in Ap-
pendix A, where each node keeps time by counting samples received from the codec onboard
the TMS320C6713DSK sampling at a rate of 44.1 kHz.
5.1.1 Channel characterization
It seems that the experimental setup of the wired three-source and two-source time-
slotted round-trip carrier synchronization system are almost the same except that a mixer
is used in the three-source system so that the beamforming beacons can be combined and
collected. Hence, the propagation delay introduced by the mixer might also need to be taken
into consideration. In [10], the propagation delay of the mixer is proved to be negligible by
using the same setup in Section 4.1.1 except that the DSK board is replaced by the mixer.
The delay between the input and output of the mixer is almost 0 with respect to the test
beacon period in [10].
Since we have shown in Section 4.1.1 that the only non-negligible delay in this system is
the propagation delay of the ADC/DAC on DSK6713, the total channel delays of the two
circuits D→ S1 → S2 → S3 → D and D → S3 → S2 → S1 → D are identical. Therefore, it
is fair to say that although the time-slotted round-trip carrier synchronization system can
automatically correct phase offset introduced by both the channel and local oscillator, the
experimental results of the system are focused on oscillator offsets.
5.1.2 Source node functionality
Similar to the two-source system, the primary beacon detection and round-trip protocol
functionalities were implemented by programming the TMS320C6713DSKs in C using Texas
Instrument’s Code Composer Studio integrated development environment. Each source
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node runs identical software and determines its identity by polling a bank of DIP switches
upon initialization.
The discrete-time phase locked loops in each source node are implemented in software.
Depending on the number of nodes and the node number, as many as three independent
phase locked loops are implemented on a source node. The PLL loop filter is realized by
following the analog active-PI loop filter design procedure in [12] with 3 dB bandwidth of
approximately 14 Hz and then using the bilinear transform to convert the analog loop filter
to discrete time. The PLL’s “voltage controlled oscillator” is implemented in software as a
numerically controlled oscillator (NCO) centered at the nominal frequency of 1021Hz. All
processing was performed on the DSP in floating point.
The only difference between the two-source system and three-source system is that,
instead of only having the corner nodes, the three-source system also has a middle node
which bounces the secondary beacons of the corner nodes to each other at appropriate
timeslots. Hence there are three PLLs running on the middle node, each tracking the
beacons in TS(0), TS(1) and TS(3). During the beamforming timeslot, namely TS(5), the
local estimates of the source node 2 will be computed by the following C code:
1 w vco m = w vco [ 1 ] + w vco [ 2 ] − w vco [ 0 ] ;
2 phi vco m = phi vco [ 1 ] + ph i vco [ 2 ] − ph i vco [ 0 ] ;
3 while ( phi vco m> twopi )
4 phi vco m = phi vco m − twopi ;
5 while ( phi vco m< 0)
6 phi vco m= phi vco m+ twopi ;
Line 1 and line 2 perform the operation in Equation (5.1) while Line 3-6 wrap the phase
of the VCO back into the range [0, 2pi]. Other function units, such as the hybrid phase
detector, loop filter, VCO and holdover implementation are the same as the two-source
system.
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5.2 Experimental methodology for three-source acoustic test
The three-source acoustic test shares the same round-trip synchronization protocol with
the wired test, as well as the software implementation. The experiment was conducted in
the carpeted conference room described in Section 4.2. Photographs of the test environment
configured for the acoustic experiment with three source nodes is shown in Figure 5.2. The
source
nodes
destination
Figure 5.2: Three-source acoustic distributed beamforming experiment configuration.
approximate node separations are given in Table 5.1.
dest S1 S2 S3
dest 0 2.4 2.1 2.4
S1 2.4 0 2.1 3.8
S2 2.1 2.1 0 1.9
S3 2.4 3.8 1.9 0
Table 5.1: Three-source experiment approximate node separations in meters.
Three ACCENT nodes were used as the source nodes. The “destination node” was
realized by using a portable CD player and a self-amplified loudspeaker for primary beacon
generation, as well as a microphone and a Marantz digital recorder for recording of the
signals. An oscilloscope was also connected to the output of the Marantz digital recorder
for real-time monitoring.
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Each acoustic experiment consisted of N = 100 “tests” where a test is a complete
execution of the 5 timeslots of the round-trip protocol. Upon initialization, each node enters
into a state where it listens for a primary beacon from the destination node. When the start
of the primary beacon is detected, the nodes execute the round-trip protocol according to
the schedule in Table A.1 where each node keeps time by counting samples received from
the codec onboard the TMS320C6713DSK sampling at a rate of 44.1 kHz. The duration
of each beacon was one second with a 0.25 second guard time between timeslots. After the
final beacon, a guard time of 0.3 seconds occurs before beamforming. The experiments were
automated by creating a compact disk with the one second primary beacon signal repeating
every 10 seconds for the three-source tests.
5.3 Experimental results
To statistically analyze the experimental results, the uncompressed .wav recordings of N
wired and acoustic beamforming tests were transferred to a PC and analyzed in MATLAB.
The same data analysis methodology in Section 4.3 is used for the three-source case. The
“power ratio” ρ of the beamformer is calculated as
ρ[n] =
(
aˆbf [n]
aˆ10[n] + aˆ20[n] + aˆ30[n]
)2
=
(
aˆbf [n]
aˆ10[n] + (
aˆ12[n]+aˆ32[n]
2 ) + aˆ30[n]
)2
.
The amplitude estimates in each test are obtained via the MLE FFT technique de-
scribed in [18] using an 0.2 second window of the steady state portion of each signal from
timeslots TS(1) to TS(5). As with three nodes, a power ratio of one corresponds to an ideal
beamformer with perfect phase alignment.
Table 5.2 shows the experimental results of three-source wired tests. As can be seen in
this table, four wired-channel experiments were performed and these experiments consis-
tently resulted in power ratios greater than 0.98 and standard deviations on the order of
10−3. Hence, the wired-channel experiments confirmed that the round-trip carrier synchro-
nization protocol with M source nodes can consistently offer near ideal performance over
“perfect” channels.
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Experiment1 Experiment2 Experiment3 Experiment4
Min(ρ) 0.9910 0.9920 0.9890 0.9880
Max(ρ) 0.9960 0.9960 0.9960 0.9950
Mean(ρ) 0.9937 0.9937 0.9919 0.9920
Std(ρ) 0.0015 0.0015 0.0018 0.0017
Table 5.2: Experimental results of three-source wired test.
Figure 5.3 shows a histogram of the three-source power ratios over 100 tests of the time-
slotted round-trip carrier synchronization protocol with one second beacons and 0.25 second
guard times. The mean power ratio of the distributed beamformer was computed to be
0.9407 and the standard deviation was computed to be approximately 0.0168.
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Figure 5.3: Three-source power ratio distribution for an acoustic experiment with N = 100
tests.
These results show that the time-slotted round-trip carrier synchronization protocol
with three source nodes was consistently effective at synchronizing the phase of the carriers
of the ACCENT nodes and that the synchronization errors lead to only a small loss in
performance with respect to the ideal prediction.
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Chapter 6
Conclusions and discussions
The two-source acoustic results shown in Figure 4.10 are very similar to the results
obtained over wired channels in the sense of mean power ratio whereas the average power
ratio of the three-source results shown in Figure 5.3 is somewhat lower than the average
ratios observed in the wired experiments. One important factor in the acoustic experiments
is that the microphone and speaker at each source node (and at the destination) are separate
transducers in slightly different locations with different radiation patterns. Hence, the
channel reciprocity between each pair of nodes required by the round-trip protocol is only
approximate.
It is worth emphasizing that the two-source and three-source power ratio results over
acoustic channels are nevertheless consistent with the wired channel results in that the stan-
dard deviation of the acoustic experiments is similar to the standard deviation of the wired
channel results. The consistency of these results confirms that the source node PLLs are
converging consistently and that the round-trip protocol can be used to realize a distributed
beamformer with near-ideal performance and low computational complexity even in noisy
multipath channels.
This thesis summarizes the results of an experimental study on the achievable per-
formance of wired and acoustic distributed beamforming system with carrier wavelengths
equivalent to 900MHz electromagnetic propagation using time-slotted round-trip carrier
synchronization. While recent research in this area has focused primarily on theoretical
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studies and the development of efficient synchronization protocols, relatively little has been
published on prototypes and /or experimental studies of distributed transmit beamforming.
This thesis serves as an extension of the work in [10]. The experimental results presented
in this thesis not only confirmed the theoretical predictions of the time-slotted round-trip
carrier synchronization using wireless acoustic propagation in noisy multipath channels,
but also confirmed that a distributed beamformer based on the optimized hybrid PLL with
averaging window can consistently achieve a large fraction of the power gains of an ideal
conventional beamformer.
There are many potential research opportunities following this thesis. One of them is
the hybrid PLL performance in the presence of noise. Since one of the most intriguing
properties of the PLLs is its ability to extract signals from an extremely noisy environment.
Therefore, it is worth studying the impact of noise on the hybrid PLL performance. Also,
no particular channels or noises are implemented in our acoustic experiments. The system
performance under noisy environment is likely to be another research topic. On top of
that, a more controllable experimental setup needs to be built so that more accurate phase
alignment can be achieved in the system.
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Appendix A
Three-source round-trip
synchronization protocol timing.
In three-source acoustic experiment, when the start of the primary beacon is detected,
the nodes execute the round-trip protocol according to the schedule in Table A.1. The
duration of each beacon was one second with a 0.25 seconds guard time between timeslots.
After the final beacon a guard time of 0.3 seconds occurs before beamforming. The exper-
iments were automated by creating a compact disk with the one second primary beacon
signal repeating every 10 seconds.
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TS Time S1 S2 S3
TS0
0.00s detect primary beacon detect primary beacon detect primary beacon
0.00-0.10s wait wait wait
0.10-0.16s track PLL1 with PFD track PLL1 with PFD track PLL1 with PFD
0.16-0.60s track PLL1 with MUL track PLL1 with MUL track PLL1 with MUL
0.60s compute holdover for PLL1 compute holdover for PLL1 compute holdover for PLL1
0.60-1.25s holdover PLL1 holdover PLL1 holdover PLL1
TS1
1.25-1.35s transmit holdover PLL1; also
holdover PLL1
holdover PLL1 holdover PLL1
1.35-1.41s transmit holdover PLL1; also
holdover PLL1
holdover PLL1 and track
PLL2 with PFD
holdover PLL1
1.41-1.85s transmit holdover PLL1; also
holdover PLL1
holdover PLL1 and track
PLL2 with MUL
holdover PLL1
1.85s transmit holdover PLL1; also
holdover PLL1
compute holdover for PLL2
and holdover PLL1
holdover PLL1
1.85-2.25s transmit holdover PLL1; also
holdover PLL1
holdover PLL1 and PLL2 holdover PLL1
2.25-2.50s wait holdover PLL1 and PLL2 holdover PLL1
TS2
2.50-2.60s wait transmit holdover PLL1; also
holdover PLL2
holdover PLL1
2.60-2.66s wait transmit holdover PLL1; also
holdover PLL2
holdover PLL1 and track
PLL2 with PFD
2.66s-3.10s wait transmit holdover PLL1; also
holdover PLL2
holdover PLL1 and track
PLL2 with MUL
3.10 wait transmit holdover PLL1; also
holdover PLL2
compute holdover for PLL2
and holdover PLL1
3.10-3.50s wait transmit holdover PLL1; also
holdover PLL2
holdover PLL1 and PLL2
3.50-3.75s wait holdover PLL1 and PLL2 holdover PLL1 and PLL2
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TS Time S1 S2 S3
TS3
3.75-3.85s wait holdover PLL1 and PLL2 transmit PLL1; also holdover
PLL2
3.85-3.91s wait holdover PLL1, PLL2 and
track PLL3 with PFD
transmit PLL1; also holdover
PLL2
3.91-4.35s wait holdover PLL1, PLL2 and
track PLL3 with MUL
transmit PLL1; also holdover
PLL2
4.35s wait compute holdover for PLL3
and holdover PLL1, PLL2
transmit PLL1; also holdover
PLL2
4.35-4.75s wait holdover PLL1, PLL2 and
PLL3
transmit PLL1; also holdover
PLL2
4.75-5.00s wait holdover PLL1, PLL2 and
PLL3
holdover PLL2
TS4
5.00-5.10s wait transmit PLL3; also holdover
PLL1 and PLL2
holdover PLL2
5.10-5.16s track PLL2 with PFD transmit PLL3; also holdover
PLL1 and PLL2
holdover PLL2
5.16-5.60s track PLL2 with MUL transmit PLL3; also holdover
PLL1 and PLL2
holdover PLL2
5.60s compute holdover for PLL2 transmit PLL3; also holdover
PLL1 and PLL2
holdover PLL2
5.60-6.00s holdover PLL2 transmit PLL3; also holdover
PLL1 and PLL2
holdover PLL2
6.00-6.30s holdover PLL2 holdover PLL1, PLL2 and
PLL3
holdover PLL2
TS5
6.30s holdover PLL2 compute ω20 and φ20 holdover PLL2
6.30-8.30s transmit PLL2 transmit the combo of the lo-
cal estimates
transmit PLL2
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TS Time S1 S2 S3
8.30s re-arm primary beacon detec-
tor
re-arm primary beacon detec-
tor
re-arm primary beacon detec-
tor
Table A.1: Three-source round-trip synchronization protocol
timing.
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Appendix B
Source Code of the TMS320C6713
source node in the two-source
system
The following C code is the software implementation of the two-source time-slotted
round-trip carrier synchronization system. When DIP switch 1 is pressed, the DSK board
performs as source node 1, whereas DIP switch 2 corresponds to source node 2.
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1 #define CHIP 6713
2
3 /∗ Header F i l e s ∗/
4 #include <s t d i o . h>
5 #include <s t d l i b . h>
6 #include <math . h>
7 #include <c6x . h>
8 #include <c s l . h>
9 #include <cs l mcbsp . h>
10 #include <c s l i r q . h>
11
12 #include ”dsk6713 . h”
13 #include ” dsk6713 a i c23 . h”
14
15 /∗ Codec Conf i gura t i ons ∗/
16 DSK6713 AIC23 CodecHandle hCodec ;
17 DSK6713 AIC23 Config c on f i g = DSK6713 AIC23 DEFAULTCONFIG;
18 // Codec con f i gu ra t i on wi th d e f a u l t s e t t i n g s
19 //−−−−−−−−−−−−−−−−−−−−−−−−−−
20 // Def ines
21 // −−−−−−−−−−−−−−−−−−−−−−−−−
22
23 #define MAX 32767 //max va lue o f ADC Output
24 #define PI 3.141592654
25 #define N 2 //Number o f Node
26 #define M 9288 // l eng th o f LF averag ing window f o r ho l dover
27 #define LENVEDT 88 // l eng th o f averag ing window f o r enve l ope de t e c t o r
28
29 //−−−−−−−−−−−−−−−−−−−−−−−
30 // Constant
31 //−−−−−−−−−−−−−−−−−−−−−−−
32 /∗ ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗Time Table f o r Each Time S l o t ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ ∗/
33 //For TS0 , TS1 , TS2
34 const unsigned int s t a r t s l o t = 0 ; // s t a r t o f time s l o t
35 const unsigned int s t a r t l i s t e n = 4410; // s t a r t to l i s t e n @ 0.1 s
36 const unsigned int s h i f t t im e = 7183; // s h i f t from PFD to MUL @ (0.0629+0.1) s
37 const unsigned int s t o p l i s t e n = 26460; // s top to l i s t e n @ 0.6 s
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38 const unsigned int end s l o t = 55125; //end o f time s l o t @ 1.25 s
39 const unsigned int s t a r t p l a y = 0 ; // s t a r t to p l ay
40 const unsigned int s top p lay = 44100; // s top to p l ay @ 1s
41
42 //For TS3
43 const unsigned int s t a r t s l o t l a s t = 0 ; // s t a r t o f time s l o t
44 const unsigned int s t a r t p l a y l a s t = 2205; // wai t 0 .05 s b e f o r e p l a y i n g
45 const unsigned int s t o p p l a y l a s t = 90405; // p l ay 2 s
46 const unsigned int e n d s l o t l a s t = 125685; // wai t 0 .8 s f o r end o f time
s l o t
47
48 const unsigned int Kd = 1 ;
49 const unsigned int f v c o = 1021;
50 const unsigned int Ko = 10 ;
51 const double f s = 44100;
52
53 // opt imal parameter s e t
54 const double num [ 3 ] ={0.015851338604076 , 0 .000007564091554 ,
−0.015843774512522} ;
55 const double den [ 3 ] ={1.000000000000000 , −1.995238330480629 ,
0 .995238330480629} ;
56 const double i i r num [ 3 ] = {0.01380680781 , 0 , −0.01380680781} ;
57 const double i i r d e n [ 3 ] = {1 , −1.951554418 , 0 .9723863602} ;
58 const double th re sho ld = 0 . 0 1 ;
59 const double pi = PI ;
60 const unsigned int m = M;
61
62 //−−−−−−−−−−−−−−−−−−−−−
63 // Var iab l e s
64 //−−−−−−−−−−−−−−−−−−−−−
65 //For each PLL
66
67 double vco out [N ] [ 2 ] ; // I n i t i a l i z e VCO output
68 double v co ou t s i n [N ] [ 2 ] ; // I n i t i a l i z e VCO output −− s in
69 double vco out cos [N ] [ 2 ] ; // I n i t i a l i z e VCO output −− cos
70 double pd out [N ] [ 3 ] ; // I n i t i a l i z e phase de t e c t o r output
71 double uf [N ] [ 3 ] ; // I n i t i a l i z e loop f i l t e r output
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72 #pragma DATA SECTION( holdover , ” .EXT RAM”) ;
73 double holdover [N ] [M] ; // f o r both PLL1 and PLL2
74 unsigned int ho ldover index [N ] ;
75 unsigned int s t a tu s [N ] [ 3 ] ;
76 double s i g i n [N ] [ 2 ] ; // save s t a t u s f o r PFD
77 double maxScale [N ] ;
78 double Cd[N ] ;
79 double running sum [N ] ;
80
81 //For Detector
82 double i i r b u f f e r [ 3 ] ;
83 unsigned short de t e c t o r i nd ex ;
84 double detector sum ;
85 double d e t e c t o r b u f f e r [LENVEDT] ;
86
87 //Holdover Parameters
88 double w vco [N ] ; // I n i t i a l i z e VCO frequency
89 double phi vco [N ] ; // I n i t i a l i z e VCO phase
90 double running avg [N ] ; // running sum average
91
92 //Other Parameters
93 double i n v f s ;
94 unsigned int node ;
95 double inv max ;
96 unsigned short TS ; // time s l o t
97 unsigned short s t a r t f l a g = 0 ; // s t a r t f l a g
98 unsigned int counter ;
99 double invM ;
100 double twopi ;
101
102
103
104 in t e r rup t void ser ia lPortRcvISR (void ) ;
105 void PLL(double input , unsigned short PLLnum, unsigned int PhaseDetector ) ;
106 void PLL in it (unsigned short PLLnum) ;
107 double PLL play (unsigned short PLLnum) ;
108 void VCO(unsigned short PLLnum, double ho ldover va lue , unsigned int mode) ;
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109
110 void main ( )
111 {
112 unsigned int i , j ;
113
114 DSK6713 init ( ) ; // I n i t i a l i z e the board support l i b r a r y
115 DSK6713 DIP init ( ) ; // I n i t i a l i z e s DIP sw i t ch e s
116 DSK6713 LED init ( ) ; // I n i t i a l i z e s LEDs
117
118 hCodec = DSK6713 AIC23 openCodec (0 , &con f i g ) ; // Open the codec
119
120 // Conf igure bu f f e r ed s e r i a l por t f o r 32− b i t opera t i on
121 // This a l l ow s t r a n s f e r o f both r i g h t and l e f t channe l s in one read/ wr i te
122 MCBSP FSETS(SPCR1, RINTM, FRM) ;
123 MCBSP FSETS(SPCR1, XINTM, FRM) ;
124 MCBSP FSETS(RCR1, RWDLEN1, 32BIT) ;
125 MCBSP FSETS(XCR1, XWDLEN1, 32BIT) ;
126
127 DSK6713 AIC23 setFreq (hCodec , DSK6713 AIC23 FREQ 44KHZ) ;
128 // s e t the sampl ing ra te
129
130 i n v f s = (double ) (1/(double ) f s ) ;
131 inv max = (double ) (1/(double ) 32767) ;
132 invM = (double ) (1/(double )m) ;
133 twopi = pi ∗2 ;
134
135 node = 0 ;
136 counter = 0 ;
137 TS = 0 ;
138 s t a r t f l a g = 0 ;
139
140 for ( j = 0 ; j <2; j++)
141 {
142 w vco [ j ] = 0 ;
143 maxScale [ j ] = −0.1;
144 Cd [ j ] = 1 ;
145 ho ldover index [ j ] = 0 ;
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146 running sum [ j ] = 0 ;
147 phi vco [ j ] = 0 ;
148 running avg [ j ] = 0 ;
149
150 vco out [ j ] [ 0 ] = 0 ;
151 vco out [ j ] [ 1 ] = 0 ;
152 v co ou t s i n [ j ] [ 0 ] = 0 ;
153 v co ou t s i n [ j ] [ 1 ] = 0 ;
154 vco out cos [ j ] [ 0 ] = 0 ;
155 vco out cos [ j ] [ 1 ] = 0 ;
156 s i g i n [ j ] [ 0 ] = 0 ;
157 s i g i n [ j ] [ 1 ] = 0 ;
158
159 pd out [ j ] [ 0 ] = 0 ;
160 pd out [ j ] [ 1 ] = 0 ;
161 pd out [ j ] [ 2 ] = 0 ;
162 uf [ j ] [ 0 ] = 0 ;
163 uf [ j ] [ 1 ] = 0 ;
164 uf [ j ] [ 2 ] = 0 ;
165 s t a tu s [ j ] [ 0 ] = 0 ;
166 s t a tu s [ j ] [ 1 ] = 0 ;
167 s t a tu s [ j ] [ 2 ] = 0 ;
168
169 for ( i = 0 ; i<m; i++)
170 {
171 holdover [ j ] [ i ] = 0 ;
172 }
173 }
174 PLL in it (0) ;
175 PLL in it (1) ;
176
177 d e t e c t o r i nd ex = 0 ;
178 detector sum = 0 ;
179 for ( i = 0 ; i<LENVEDT; i++)
180 {
181 d e t e c t o r b u f f e r [ i ] = 0 ;
182 }
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183 i i r b u f f e r [ 0 ] = 0 ;
184 i i r b u f f e r [ 1 ] = 0 ;
185 i i r b u f f e r [ 2 ] = 0 ;
186
187 // In t e r rup t se tup
188 IRQ globalDisab le ( ) ; // G l oba l l y d i s a b l e s i n t e r r u p t s
189 IRQ nmiEnable ( ) ; // Enables the NMI i n t e r r u p t
190 IRQ map(IRQ EVT RINT1 , 15) ; // Maps an event to a p h y s i c a l i n t e r r u p t
191 IRQ enable (IRQ EVT RINT1) ; // Enables the event
192 IRQ globalEnable ( ) ; // G l oba l l y enab l e s i n t e r r u p t s
193
194 //Get Node information
195
196 //show LED
197 i f ( DSK6713 DIP get (1) == 0)
198 {
199 node = 1 ;
200 }
201 else i f ( DSK6713 DIP get (2) == 0)
202 {
203 node = 2 ;
204 }
205 DSK6713 LED on ( node ) ;
206
207 // I n f i n i t e Loop
208 while (1)
209 {
210 // Do nothing here . . .
211 }
212 }
213
214 in t e r rup t void ser ia lPortRcvISR ( )
215 {
216 // Uses the union con s t ru c t to have the same
217 // memory re f e renced by two d i f f e r e n t v a r i a b l e s
218 union {Uint32 combo ; short channel [ 2 ] ; } data ;
219 double i i r o u t p u t = 0 ;
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220 double input=0;
221 double output = 0 ;
222
223 data . combo = MCBSP read(DSK6713 AIC23 DATAHANDLE) ;
224 // Read L+R channel s
225
226 input = (double ) data . channel [ 0 ] ∗ inv max ;
227
228 //IIR
229 i i r b u f f e r [ 2 ] = i i r b u f f e r [ 1 ] ;
230 i i r b u f f e r [ 1 ] = i i r b u f f e r [ 0 ] ;
231 i i r b u f f e r [ 0 ] = input − ( i i r d e n [ 1 ] ∗ i i r b u f f e r [1 ]+ i i r d e n [ 2 ] ∗ i i r b u f f e r [ 2 ] ) ;
232 i i r o u t p u t = i ir num [ 0 ] ∗ i i r b u f f e r [ 0 ] + i i r num [ 1 ] ∗ i i r b u f f e r [ 1 ] + i i r num [ 2 ]
∗ i i r b u f f e r [ 2 ] ;
233
234 i f ( s t a r t f l a g == 0)
235 {
236 /∗ ∗∗∗∗∗∗∗∗∗ Si gna l Detector ∗∗∗∗∗∗∗∗∗∗∗∗ ∗/
237 // Detect ion
238 d e t e c t o r b u f f e r [ d e t e c t o r i nd ex ] = i i r o u t p u t ∗ i i r o u t p u t ;
239 i f ( d e t e c t o r i nd ex < (LENVEDT − 1) )
240 {
241 detector sum = detector sum + de t e c t o r b u f f e r [ d e t e c t o r i nd ex ] −
d e t e c t o r b u f f e r [ d e t e c t o r i nd ex +1] ;
242 d e t e c t o r i nd ex++;
243 }
244 else
245 {
246 detector sum = detector sum + de t e c t o r b u f f e r [ d e t e c t o r i nd ex ] −
d e t e c t o r b u f f e r [ 0 ] ;
247 d e t e c t o r i nd ex = 0 ;
248 }
249
250 i f ( detector sum > th re sho ld )
251 {
252 counter = 0 ;
253 s t a r t f l a g = 1 ;
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254 TS = 0 ;
255 PLL in it (0) ;
256 PLL in it (1) ;
257 }
258 /∗ ∗∗∗∗∗∗∗∗∗∗∗∗∗ Detect ion END∗∗∗∗∗∗∗∗∗∗∗∗∗ ∗/
259 }
260 else i f ( s t a r t f l a g == 1)
261 {
262 input = i i r o u t p u t ;
263 i f (TS == 0)
264 {
265 i f ( ( counter < s t a r t l i s t e n )&&(counter>=s t a r t s l o t ) ) // 0.1 s wai t
266 {
267 i f ( counter < 88)
268 {
269 d e t e c t o r b u f f e r [ counter ] = 0 ;
270 }
271 counter++;
272 }
273 else i f ( ( counter >= s t a r t l i s t e n ) && ( counter < s h i f t t im e ) )
274 // 0.0629 s PLL,PFD
275 {
276 PLL( input , 0 , 0 ) ; // f i r s t PLL,PFD
277 counter++;
278 }
279 else i f ( ( counter >= sh i f t t im e ) && ( counter < s t o p l i s t e n ) )
280 {
281 PLL( input , 0 , 1 ) ; // f i r s t PLL, MUL
282 counter++;
283 }
284 else i f ( counter == s t o p l i s t e n )
285 {
286 running avg [ 0 ] = running sum [ 0 ] ∗ invM ;
287 VCO(0 , running avg [ 0 ] , 0 ) ;
288 counter++;
289 }
290 else i f ( ( counter > s t o p l i s t e n ) && ( counter < end s l o t ) )
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291 {
292 VCO(0 , running avg [ 0 ] , 0 ) ;
293 counter ++;
294 }
295 else i f ( counter == end s l o t )
296 {
297 VCO(0 , running avg [ 0 ] , 0 ) ;
298 TS++;
299 counter = 0 ;
300 }
301 }
302
303 else i f (TS == 1)
304 {
305 i f ( node == 1)
306 {
307 i f ( ( counter>=s t a r t p l a y ) && ( counter <= stop p lay ) )
308 {
309 VCO(0 , running avg [ 0 ] , 0 ) ;
310 output = PLL play (0) ;
311 i f ( counter < m)
312 {
313 holdover [ 0 ] [ counter ] = 0 ;
314 holdover [ 1 ] [ counter ] = 0 ;
315 }
316
317 data . channel [ 0 ] = ( short ) ( output ∗32000) ;
318 data . channel [ 1 ] = data . channel [ 0 ] ;
319 counter++;
320
321 MCBSP write (DSK6713 AIC23 DATAHANDLE, data . combo) ; // Write L+R channel s
322 }
323 else i f ( ( counter > s top p lay ) && ( counter < end s l o t ) )
324 {
325 counter++;
326 }
327 else i f ( counter == end s l o t )
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328 {
329 counter = 0 ;
330 TS++;
331 }
332 }
333 else i f ( node ==2)
334 {
335 i f ( ( counter < s t a r t l i s t e n )&&(counter>=s t a r t s l o t ) ) // 0.1 s wai t
336 {
337 VCO(0 , running avg [ 0 ] , 0 ) ;
338 counter++;
339 }
340 else i f ( ( counter >= s t a r t l i s t e n ) && ( counter <s h i f t t im e ) ) // 0.5 s PLL
341 {
342 VCO(0 , running avg [ 0 ] , 0 ) ;
343 PLL( input , 1 , 0 ) ; // second PLL
344 counter++;
345 }
346 else i f ( ( counter >= sh i f t t im e ) && ( counter < s t o p l i s t e n ) )
347 {
348 VCO(0 , running avg [ 0 ] , 0 ) ;
349 PLL( input , 1 , 1 ) ; // f i r s t PLL, MUL
350 counter++;
351 }
352 else i f ( counter == s t o p l i s t e n )
353 {
354 running avg [ 1 ] = running sum [ 1 ] ∗ invM ;
355 VCO(1 , running avg [ 1 ] , 0 ) ;
356 VCO(0 , running avg [ 0 ] , 0 ) ; //update f i r s t PLL ho ldover
357 counter++;
358 }
359 else i f ( ( counter > s t o p l i s t e n ) && ( counter < end s l o t ) )
360 {
361 VCO(1 , running avg [ 1 ] , 0 ) ;
362 VCO(0 , running avg [ 0 ] , 0 ) ; //update f i r s t PLL ho ldover
363 counter ++;
364 }
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365 else i f ( counter == end s l o t )
366 {
367 VCO(1 , running avg [ 1 ] , 0 ) ;
368 VCO(0 , running avg [ 0 ] , 0 ) ; //update f i r s t PLL ho ldover
369 TS++;
370 counter = 0 ;
371 }
372 }
373 }
374
375 else i f (TS == 2)
376 {
377 i f ( node == 1)
378 {
379 i f ( ( counter < s t a r t l i s t e n )&&(counter>=s t a r t s l o t ) ) // 0.1 s wai t
380 {
381 counter++;
382 }
383 else i f ( ( counter >= s t a r t l i s t e n ) && ( counter <s h i f t t im e ) ) // 0.5 s PLL
384 {
385 PLL( input , 1 , 0 ) ; // second PLL
386 counter++;
387 }
388 else i f ( ( counter >= sh i f t t im e ) && ( counter < s t o p l i s t e n ) )
389 {
390 PLL( input , 1 , 1 ) ; // f i r s t PLL, MUL
391 counter++;
392 }
393 else i f ( counter == s t o p l i s t e n )
394 {
395 running avg [ 1 ] = running sum [ 1 ] ∗ invM ;
396 VCO(1 , running avg [ 1 ] , 0 ) ;
397 counter++;
398 }
399 else i f ( ( counter > s t o p l i s t e n ) && ( counter < end s l o t ) )
400 {
401 VCO(1 , running avg [ 1 ] , 0 ) ;
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402 counter ++;
403 }
404 else i f ( counter == end s l o t )
405 {
406 VCO(1 , running avg [ 1 ] , 0 ) ;
407 TS++;
408 counter = 0 ;
409 }
410 }
411 else i f ( node == 2)
412 {
413 i f ( ( counter >= s t a r t p l a y ) && ( counter <= stop p lay ) )
414 {
415 VCO(1 , running avg [ 1 ] , 0 ) ;
416 VCO(0 , running avg [ 0 ] , 0 ) ; //update f i r s t PLL ho ldover
417 output = PLL play (0) ;
418 i f ( counter < m)
419 {
420 holdover [ 0 ] [ counter ] = 0 ;
421 holdover [ 1 ] [ counter ] = 0 ;
422 }
423 data . channel [ 0 ] = ( short ) ( output ∗32000) ;
424 data . channel [ 1 ] = data . channel [ 0 ] ;
425 counter++;
426 MCBSP write (DSK6713 AIC23 DATAHANDLE, data . combo) ; // Write L+R channel s
427 }
428 else i f ( ( counter > s top p lay ) && ( counter < end s l o t ) )
429 {
430 VCO(1 , running avg [ 1 ] , 0 ) ;
431 counter++;
432 }
433 else i f ( counter == end s l o t )
434 {
435 VCO(1 , running avg [ 1 ] , 0 ) ;
436 counter = 0 ;
437 TS++;
438 }
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439 }
440 }
441
442 else i f (TS == 3)
443 {
444 i f ( ( counter >= s t a r t s l o t l a s t ) && ( counter < s t a r t p l a y l a s t ) )
445 {
446 VCO(1 , running avg [ 1 ] , 0 ) ;
447 counter++;
448 }
449 else i f ( ( counter >= s t a r t p l a y l a s t ) && ( counter < s t o p p l a y l a s t ) )
450 {
451 VCO(1 , running avg [ 1 ] , 0 ) ;
452 output = PLL play (1) ;
453 counter++;
454 data . channel [ 0 ] = ( short ) ( output ∗32000) ;
455 data . channel [ 1 ] = data . channel [ 0 ] ;
456
457 MCBSP write (DSK6713 AIC23 DATAHANDLE, data . combo) ; // Write L+R channel s
458 }
459 else i f ( ( counter >= s t op p l a y l a s t ) && ( counter < e n d s l o t l a s t ) )
460 {
461 counter++;
462 }
463
464 else i f ( counter == e n d s l o t l a s t )
465 {
466 PLL in it (0) ;
467 PLL in it (1) ;
468 TS = 0 ;
469 s t a r t f l a g = 0 ;
470 counter = 0 ;
471 d e t e c t o r i nd ex = 0 ;
472 detector sum = 0 ;
473 i i r b u f f e r [ 0 ] = 0 ;
474 i i r b u f f e r [ 1 ] = 0 ;
475 i i r b u f f e r [ 2 ] = 0 ;
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476 }
477 }
478 }
479 }
480
481
482 void PLL(double input , unsigned short PLLnum, unsigned int PhaseDetector )
483 {
484 double up1 = 0 , up2=0;
485
486 unsigned int index = ho ldover index [PLLnum ] ;
487
488 /∗ ∗∗∗∗∗∗∗∗∗∗∗∗ Phase de t e c t o r ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ ∗/
489 i f ( PhaseDetector == 0)
490 /∗ ∗∗∗∗∗∗∗∗∗∗∗∗∗∗PFD∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ ∗/
491 {
492 i f ( input > maxScale [PLLnum] )
493 maxScale [PLLnum] = input ;
494
495 i f ( input >= 0)
496 s i g i n [PLLnum ] [ 0 ] = 1 ;
497 else i f ( input < 0)
498 s i g i n [PLLnum ] [ 0 ] = 0 ;
499
500 i f ( v co ou t s i n [PLLnum ] [ 0 ] >=0)
501 v co ou t s i n [PLLnum ] [ 0 ] = 1 ;
502 else i f ( v co ou t s i n [PLLnum ] [ 0 ] <0)
503 v co ou t s i n [PLLnum ] [ 0 ] = 0 ;
504
505 up1 = ( ( ! s i g i n [PLLnum ] [ 1 ] )&&s i g i n [PLLnum ] [ 0 ] ) ;
506 up2 = ( ( ! v co ou t s i n [PLLnum ] [ 1 ] )&&vco ou t s i n [PLLnum ] [ 0 ] ) ;
507
508 s t a tu s [PLLnum ] [ 0 ] = ( s i g i n [PLLnum ] [ 1 ] != 1) && (up1&&(!up2 ) ) ;
509 s t a tu s [PLLnum ] [ 1 ] = ( s i g i n [PLLnum ] [ 1 ] != −1) && ( ( ! up1) && up2) ;
510 s t a tu s [PLLnum ] [ 2 ] = ( ! s t a tu s [PLLnum ] [ 0 ] ) &&(! s t a tu s [PLLnum ] [ 1 ] ) ;
511
512 i f ( s t a tu s [PLLnum ] [ 0 ] )
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513 pd out [PLLnum ] [ 0 ] = pd out [PLLnum] [ 1 ]+ twopi ;
514 else i f ( s t a tu s [PLLnum ] [ 1 ] )
515 pd out [PLLnum ] [ 0 ] = pd out [PLLnum] [1 ] − twopi ;
516 else i f ( s t a tu s [PLLnum ] [ 2 ] )
517 pd out [PLLnum ] [ 0 ] = pd out [PLLnum ] [ 1 ] ;
518 }
519 else i f ( PhaseDetector == 1)
520 /∗ ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗MUL∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ ∗/
521 {
522 Cd [PLLnum] = 2∗Kd/maxScale [PLLnum ] ;
523 pd out [PLLnum ] [ 0 ] = Cd [PLLnum]∗ input∗ vco out cos [PLLnum ] [ 0 ] ;
524 }
525 /∗ ∗∗∗∗∗∗∗∗∗∗∗∗END Phase de t e c t o r ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ ∗/
526
527 /∗ ∗∗∗∗∗∗∗∗∗∗∗∗∗ Loop F i l t e r ∗∗∗∗∗∗∗∗∗∗∗∗∗∗ ∗/
528 uf [PLLnum ] [ 0 ] = num [ 0 ] ∗ pd out [PLLnum ] [ 0 ] + num[ 1 ] ∗ pd out [PLLnum ] [ 1 ] + num
[ 2 ] ∗ pd out [PLLnum ] [ 2 ] − den [ 1 ] ∗ uf [PLLnum ] [ 1 ] − den [ 2 ] ∗ uf [PLLnum ] [ 2 ] ;
529
530 holdover [PLLnum ] [ index ] = uf [PLLnum ] [ 0 ] ;
531
532 i f ( index< (m−1))
533 {
534 running sum [PLLnum]= running sum [PLLnum] + holdover [PLLnum ] [ index ] − holdover
[PLLnum ] [ index +1] ;
535 ho ldover index [PLLnum]++;
536 }
537 else
538 {
539 running sum [PLLnum] = running sum [PLLnum]+holdover [PLLnum ] [ index ] − holdover [
PLLnum ] [ 0 ] ;
540 ho ldover index [PLLnum]= 0 ;
541 }
542 /∗ ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗VCO∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ ∗/
543
544 VCO(PLLnum, uf [PLLnum] [ 0 ] , 0 ) ;
545
546 // exchange v a r i a b l e
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547 s i g i n [PLLnum ] [ 1 ] = s i g i n [PLLnum ] [ 0 ] ;
548
549 pd out [PLLnum ] [ 2 ] = pd out [PLLnum ] [ 1 ] ;
550 pd out [PLLnum ] [ 1 ] = pd out [PLLnum ] [ 0 ] ;
551
552 uf [PLLnum ] [ 2 ] = uf [PLLnum ] [ 1 ] ;
553 uf [PLLnum ] [ 1 ] = uf [PLLnum ] [ 0 ] ;
554 }
555
556
557 void VCO(unsigned short PLLnum, double ho ldover va lue , unsigned int mode)
558 {
559 i f (mode == 0) // t ra c k i n g
560 {
561 w vco [PLLnum]= twopi ∗ f v c o+Ko∗ ho ldover va lue ;
562 }
563 else i f (mode == 1) // update
564 {
565 w vco [PLLnum] = 1021.0 ∗ twopi ;
566 }
567
568 phi vco [PLLnum] = phi vco [PLLnum]+ w vco [PLLnum]∗ i n v f s ;
569
570 while ( ph i vco [PLLnum] > twopi )
571 phi vco [PLLnum] = phi vco [PLLnum] − twopi ;
572 while ( ph i vco [PLLnum]< 0)
573 phi vco [PLLnum]= phi vco [PLLnum]+ twopi ;
574
575 v co ou t s i n [PLLnum ] [ 1 ] = v co ou t s i n [PLLnum ] [ 0 ] ;
576 v co ou t s i n [PLLnum ] [ 0 ] = s in ( ph i vco [PLLnum] ) ;
577 vco out cos [PLLnum ] [ 1 ] = vco out cos [PLLnum ] [ 0 ] ;
578 vco out cos [PLLnum ] [ 0 ] = cos ( ph i vco [PLLnum] ) ;
579 }
580
581 void PLL in it (unsigned short PLLnum)
582 {
583 w vco [PLLnum] = 0 ;
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584 maxScale [PLLnum] = −0.1;
585 Cd [PLLnum] = 1 ;
586 ho ldover index [PLLnum]= 0 ;
587 running sum [PLLnum] = 0 ;
588 phi vco [PLLnum]= 0 ;
589 running avg [PLLnum] = 0 ;
590
591 vco out [PLLnum ] [ 0 ] = 0 ;
592 vco out [PLLnum ] [ 1 ] = 0 ;
593 v co ou t s i n [PLLnum ] [ 0 ] = 0 ;
594 v co ou t s i n [PLLnum ] [ 1 ] = 0 ;
595 vco out cos [PLLnum ] [ 0 ] = 0 ;
596 vco out cos [PLLnum ] [ 1 ] = 0 ;
597 s i g i n [PLLnum ] [ 0 ] = 0 ;
598 s i g i n [PLLnum ] [ 1 ] = 0 ;
599
600 pd out [PLLnum ] [ 0 ] = 0 ;
601 pd out [PLLnum ] [ 1 ] = 0 ;
602 pd out [PLLnum ] [ 2 ] = 0 ;
603 uf [PLLnum ] [ 0 ] = 0 ;
604 uf [PLLnum ] [ 1 ] = 0 ;
605 uf [PLLnum ] [ 2 ] = 0 ;
606 s t a tu s [PLLnum ] [ 0 ] = 0 ;
607 s t a tu s [PLLnum ] [ 1 ] = 0 ;
608 s t a tu s [PLLnum ] [ 2 ] = 0 ;
609 }
610
611 double PLL play (unsigned short PLLnum)
612 {
613 double output ;
614
615 output = s in ( ph i vco [PLLnum] ) ;
616
617 return output ;
618 }
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Appendix C
Source Code of the TMS320C6713
source node in the three-source
system
The following C code is the software implementation of the three-source time-slotted
round-trip carrier synchronization system. When DIP switch 1 is pressed, the DSK board
performs as source node 1, whereas DIP switch 2 and DIP switch 3 corresponds to source
node 2 and 3 respectively.
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1 #define CHIP 6713
2
3 /∗ Header F i l e s ∗/
4 #include <s t d i o . h>
5 #include <s t d l i b . h>
6 #include <math . h>
7 #include <c6x . h>
8 #include <c s l . h>
9 #include <cs l mcbsp . h>
10 #include <c s l i r q . h>
11
12 #include ”dsk6713 . h”
13 #include ” dsk6713 a i c23 . h”
14
15 /∗ Codec Conf i gura t i ons ∗/
16 DSK6713 AIC23 CodecHandle hCodec ;
17 DSK6713 AIC23 Config c on f i g = DSK6713 AIC23 DEFAULTCONFIG;
18 // Codec con f i gu ra t i on wi th d e f a u l t s e t t i n g s
19
20
21 //−−−−−−−−−−−−−−−−−−−−−−−−−−
22 // Def ines
23 // −−−−−−−−−−−−−−−−−−−−−−−−−
24 #define MAX 32767 //max va lue o f ADC Output
25 #define PI 3.14159265358979
26 #define N 3 //Number o f Node
27 #define M 9288 // l eng th o f LF averag ing window f o r ho l dover
28 #define LENVEDT 88 // l eng th o f averag ing window f o r enve l ope de t e c t o r
29
30 //−−−−−−−−−−−−−−−−−−−−−−−
31 // Constant
32 //−−−−−−−−−−−−−−−−−−−−−−−
33
34 /∗ ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗Time Table f o r Each Time S l o t ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ ∗/
35 //For TS0 , TS1 , TS2 , TS3 , TS4
36 const unsigned int s t a r t s l o t = 0 ; // s t a r t o f time s l o t @ 0s
37 const unsigned int s t a r t l i s t e n = 4410; // s t a r t to l i s t e n @ 0.1 s
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38 const unsigned int s h i f t t im e = 7183; // s h i f t from PFD to MUL @ (0.34+0.1) s
39 const unsigned int s t o p l i s t e n = 26460; // s top to l i s t e n @ 0.6 s
40 const unsigned int end s l o t = 55125; //end o f time s l o t @ 1.5 s
41 const unsigned int s t a r t p l a y = 0 ; // s t a r t to p l ay @ 0s
42 const unsigned int s top p lay = 44100; // s top to p l ay @ 1s
43
44 //For TS5
45 const unsigned int s t a r t s l o t l a s t = 0 ; // s t a r t o f time s l o t @ 0s
46 const unsigned int s t a r t p l a y l a s t = 2205; // s t a r t to p l ay @ 0.05 s
47 const unsigned int s t o p p l a y l a s t = 90405; // s top to p l ay f o r @2.05 s
48 const unsigned int e n d s l o t l a s t = 125685; wait 1 .2 s for end o f time s l o t
49
50 const unsigned int Kd = 1 ; //Gain o f Phase Detector
51 const unsigned int f v c o = 1021; // c en t r a l f r equency o f VCO
52 const unsigned int Ko = 10 ; //Gain o f VCO
53 const double f s = 44100; // sampl ing f requency
54 // opt imal parameter s e t
55 const double num [ 3 ] ={0.015851338604076 , 0 .000007564091554 ,
−0.015843774512522} ;
56 const double den [ 3 ] ={1.000000000000000 , −1.995238330480629 ,
0 .995238330480629} ;
57 const double i i r num [ 3 ] = {0.01380680781 ,0 , −0.01380680781} ;
58 //NUM of IIR Peak F i l t e r
59 const double i i r d e n [ 3 ] = {1 , −1.951554418 , 0 .9723863602} ;
60 //DEN of IIR Peak F i l t e r
61 const double th re sho ld = 0 . 0 1 ; // th r e sho l d o f S i gna l Detector
62 const double pi = PI ;
63 const unsigned int m = M; // l eng th o f LF averag ing window f o r ho l dover
64
65 //−−−−−−−−−−−−−−−−−−−−−
66 // Var iab l e s
67 //−−−−−−−−−−−−−−−−−−−−−
68 //For each PLL
69
70 double vco out [N ] [ 2 ] ; // I n i t i a l i z e VCO output
71 double v co ou t s i n [N ] [ 2 ] ; // I n i t i a l i z e VCO output −− s in
72 double vco out cos [N ] [ 2 ] ; // I n i t i a l i z e VCO output −− cos
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73 double pd out [N ] [ 3 ] ; // I n i t i a l i z e phase de t e c t o r output
74 double uf [N ] [ 3 ] ; // I n i t i a l i z e loop f i l t e r output
75 #pragma DATA SECTION( holdover , ” .EXT RAM”) ;
76 double holdover [N ] [M] ; // f o r both PLL1 and PLL2
77 unsigned int ho ldover index [N ] ; //Holdover Window
78 unsigned int s t a tu s [N ] [ 3 ] ; // save s t a t u s f o r PFD
79 double s i g i n [N ] [ 2 ] ;
80 double maxScale [N ] ; //maximum of inpu t
81 double Cd[N ] ; //Gain o f MUL
82 double running sum [N ] ; // running sum f o r Holdover
83
84 //For Detector
85 double i i r b u f f e r [ 3 ] ; // IIR F i l t e r Bu f f e r
86 unsigned short de t e c t o r i nd ex ; // S i gna l Detector Index
87 double detector sum ; // S i gna l Detector sum
88 double d e t e c t o r b u f f e r [LENVEDT] ; // S i gna l Detector Buf f e r
89
90 //Holdover Parameters
91 double w vco [N ] ; // I n i t i a l i z e VCO frequency
92 double phi vco [N ] ; // I n i t i a l i z e VCO phase
93 double running avg [N ] ; // running sum average
94 // f o r the middle node
95 double w vco m ; //VCO frequency f o r middle node w vco m = w12+w32−w02 ;
96 double phi vco m ; //VCO phase f o r middle node phi vco m = the ta12+theta32−
the ta02 ;
97
98 //Other Parameters
99 double i n v f s ; // i n v f s = 1/ f s ;
100 unsigned int node ; //node number (1 or 2)
101 double inv max ; // inv max = 1/32768 (32768 i s the maxscle o f 6713 Codec )
102 unsigned short TS ; // time s l o t
103 unsigned short s t a r t f l a g = 0 ; // s t a r t f l a g
104 unsigned int counter ; // Globa l Counter
105 double invM ; //invM = 1/M;
106 double twopi ; // twopi = 2∗ p i
107
108 in t e r rup t void ser ia lPortRcvISR (void ) ; // In t e r rup t Function
106
109 void PLL(double input , unsigned short PLLnum, unsigned int PhaseDetector ) ;
110 //Phase Locked Loop update func t i on
111 //Parameter
112 // inpu t = read va lue from Codec ( between −1 and 1)
113 // PLLnum = f l a g o f PLL i n d i c a t e (1 s t PLL: PLLnum = 0; 2nd PLL: PLLnum = 1)
114 //PhaseDetector = f l a g o f Phase de t e c t o r (PFD: PhaseDetector = 0; MUL:
PhaseDetector = 1) ;
115 void PLL in it (unsigned short PLLnum) ;
116 // I n i t i a l i z e PLL va r i a b l e s
117 //Parameter
118 //PLLnum = f l a g o f PLL i n d i c a t e (1 s t PLL: PLLnum = 0; 2nd PLL: PLLnum = 1)
119 double PLL play (unsigned short PLLnum) ;
120 //Generate output va l ue
121 void VCO(unsigned short PLLnum, double ho ldover va lue , unsigned short mode) ;
122 //Update f requency and phase
123 //Parameter
124 //mode : 0 i s t r a c k i n g mode and 1 i s update mode
125
126 void main (void )
127 {
128 unsigned int i , j ;
129
130 DSK6713 init ( ) ;
131 // I n i t i a l i z e the board support l i b r a r y
132 DSK6713 DIP init ( ) ; // I n i t i a l i z e s DIP sw i t ch e s
133 DSK6713 LED init ( ) ; // I n i t i a l i z e s LEDs
134
135 hCodec = DSK6713 AIC23 openCodec (0 , &con f i g ) ; //Open the codec
136
137 // Conf igure bu f f e r ed s e r i a l por t f o r 32− b i t opera t i on
138 // This a l l ow s t r a n s f e r o f both r i g h t and l e f t channe l s in one read/ wr i te
139 MCBSP FSETS(SPCR1, RINTM, FRM) ;
140 MCBSP FSETS(SPCR1, XINTM, FRM) ;
141 MCBSP FSETS(RCR1, RWDLEN1, 32BIT) ;
142 MCBSP FSETS(XCR1, XWDLEN1, 32BIT) ;
143
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144 DSK6713 AIC23 setFreq (hCodec , DSK6713 AIC23 FREQ 44KHZ) ; // s e t the sampl ing
ra te
145
146 i n v f s = (double ) (1/(double ) f s ) ;
147 inv max = (double ) (1/(double ) 32767) ;
148 invM = (double ) (1/(double )m) ;
149 twopi = pi ∗2 ;
150
151 node = 0 ;
152 counter = 0 ;
153 counter temp = 0 ;
154 TS = 0 ;
155 s t a r t f l a g = 0 ;
156
157 for ( j = 0 ; j<N; j++)
158 {
159 w vco [ j ] = 0 ;
160 maxScale [ j ] = −0.1;
161 Cd [ j ] = 1 ;
162 ho ldover index [ j ] = 0 ;
163 running sum [ j ] = 0 ;
164 phi vco [ j ] = 0 ;
165 running avg [ j ] = 0 ;
166
167 vco out [ j ] [ 0 ] = 0 ;
168 vco out [ j ] [ 1 ] = 0 ;
169 v co ou t s i n [ j ] [ 0 ] = 0 ;
170 v co ou t s i n [ j ] [ 1 ] = 0 ;
171 vco out cos [ j ] [ 0 ] = 0 ;
172 vco out cos [ j ] [ 1 ] = 0 ;
173 s i g i n [ j ] [ 0 ] = 0 ;
174 s i g i n [ j ] [ 1 ] = 0 ;
175
176 pd out [ j ] [ 0 ] = 0 ;
177 pd out [ j ] [ 1 ] = 0 ;
178 pd out [ j ] [ 2 ] = 0 ;
179 uf [ j ] [ 0 ] = 0 ;
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180 uf [ j ] [ 1 ] = 0 ;
181 uf [ j ] [ 2 ] = 0 ;
182 s t a tu s [ j ] [ 0 ] = 0 ;
183 s t a tu s [ j ] [ 1 ] = 0 ;
184 s t a tu s [ j ] [ 2 ] = 0 ;
185
186 for ( i = 0 ; i<m; i++)
187 {
188 holdover [ j ] [ i ] = 0 ;
189 }
190 }
191 PLL in it (0) ;
192 PLL in it (1) ;
193 PLL in it (2) ;
194 w vco m = 0 ;
195 phi vco m = 0 ;
196
197 d e t e c t o r i nd ex = 0 ;
198 detector sum = 0 ;
199 for ( i = 0 ; i<LENVEDT; i++)
200 {
201 d e t e c t o r b u f f e r [ i ] = 0 ;
202 }
203 i i r b u f f e r [ 0 ] = 0 ;
204 i i r b u f f e r [ 1 ] = 0 ;
205 i i r b u f f e r [ 2 ] = 0 ;
206
207
208 // In t e r rup t se tup
209 IRQ globalDisab le ( ) ; // G l oba l l y d i s a b l e s i n t e r r u p t s
210 IRQ nmiEnable ( ) ; //Enables the NMI i n t e r r u p t
211 IRQ map(IRQ EVT RINT1 , 15) ; //Maps an event to a p h y s i c a l i n t e r r u p t
212 IRQ enable (IRQ EVT RINT1) ; //Enables the event
213 IRQ globalEnable ( ) ; // G l oba l l y enab l e s i n t e r r u p t s
214
215 //Get Node information
216 //show LED
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217 i f ( DSK6713 DIP get (1) == 0)
218 {
219 node = 1 ;
220 }
221 else i f ( DSK6713 DIP get (2) == 0)
222 {
223 node = 2 ;
224 }
225 else i f ( DSK6713 DIP get (3) == 0)
226 {
227 node = 3 ;
228 }
229 DSK6713 LED on ( node ) ;
230
231 // I n f i n i t e Loop
232 while (1)
233 {
234 // Do nothing here . . .
235 }
236 }
237
238 in t e r rup t void ser ia lPortRcvISR ( )
239 {
240 // Uses the union con s t ru c t to have the same
241 // memory re f e renced by two d i f f e r e n t v a r i a b l e s
242 union {Uint32 combo ; short channel [ 2 ] ; } data ;
243 double i i r o u t p u t = 0 ;
244 double input=0;
245 double output = 0 ;
246
247 data . combo = MCBSP read(DSK6713 AIC23 DATAHANDLE) ;
248 //Read L+R channel s
249
250 input = (double ) data . channel [ 0 ] ∗ inv max ;
251
252 //IIR
253 i i r b u f f e r [ 2 ] = i i r b u f f e r [ 1 ] ;
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254 i i r b u f f e r [ 1 ] = i i r b u f f e r [ 0 ] ;
255 i i r b u f f e r [ 0 ] = input − ( i i r d e n [ 1 ] ∗ i i r b u f f e r [1 ]+ i i r d e n [ 2 ] ∗ i i r b u f f e r [ 2 ] ) ;
256 i i r o u t p u t = i ir num [ 0 ] ∗ i i r b u f f e r [ 0 ] + i i r num [ 1 ] ∗ i i r b u f f e r [ 1 ] + i i r num [ 2 ]
∗ i i r b u f f e r [ 2 ] ;
257
258 i f ( s t a r t f l a g == 0)
259 {
260 /∗ ∗∗∗∗∗∗∗∗∗ Si gna l Detector ∗∗∗∗∗∗∗∗∗∗∗∗ ∗/
261 // Detect ion
262 d e t e c t o r b u f f e r [ d e t e c t o r i nd ex ] = i i r o u t p u t ∗ i i r o u t p u t ;
263 i f ( d e t e c t o r i nd ex < (LENVEDT − 1) )
264 {
265 detector sum = detector sum + de t e c t o r b u f f e r [ d e t e c t o r i nd ex ] −
d e t e c t o r b u f f e r [ d e t e c t o r i nd ex +1] ;
266 d e t e c t o r i nd ex++;
267 }
268 else
269 {
270 detector sum = detector sum + de t e c t o r b u f f e r [ d e t e c t o r i nd ex ] −
d e t e c t o r b u f f e r [ 0 ] ;
271 d e t e c t o r i nd ex = 0 ;
272 }
273
274 i f ( detector sum > th re sho ld )
275 {
276 counter = 0 ;
277 counter temp = 0 ;
278 s t a r t f l a g = 1 ;
279 TS = 0 ;
280 PLL in it (0) ;
281 PLL in it (1) ;
282 PLL in it (2) ;
283 ho ldover index = 0 ;
284 }
285 /∗ ∗∗∗∗∗∗∗∗∗∗∗∗∗ Detect ion END∗∗∗∗∗∗∗∗∗∗∗∗∗ ∗/
286 }
287 else i f ( s t a r t f l a g == 1)
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288 {
289 input = i i r o u t p u t ;
290 i f (TS == 0)
291 {
292 i f ( ( counter < s t a r t l i s t e n )&&(counter>=s t a r t s l o t ) ) // 0.1 s wai t
293 {
294 i f ( counter < 88)
295 {
296 d e t e c t o r b u f f e r [ counter ] = 0 ;
297 }
298 counter++;
299 }
300 else i f ( ( counter >= s t a r t l i s t e n ) && ( counter < s h i f t t im e ) ) // 0.34 s PLL,PFD
301 {
302 PLL( input , 0 , 0 ) ; // f i r s t PLL,PFD
303 counter++;
304 }
305 else i f ( ( counter >= sh i f t t im e ) && ( counter < s t o p l i s t e n ) )
306 {
307 PLL( input , 0 , 1 ) ; // f i r s t PLL, MUL
308 counter++;
309 }
310 else i f ( counter == s t o p l i s t e n )
311 {
312 running avg [ 0 ] = running sum [ 0 ] ∗ invM ;
313 VCO(0 , running avg [ 0 ] , 0 ) ;
314 counter++;
315 }
316 else i f ( ( counter > s t o p l i s t e n ) && ( counter < end s l o t ) )
317 {
318 VCO(0 , running avg [ 0 ] , 0 ) ; //update f i r s t PLL ho ldover
319 counter ++;
320 }
321 else i f ( counter == end s l o t )
322 {
323 VCO(0 , running avg [ 0 ] , 0 ) ; //update f i r s t PLL ho ldover
324 TS++;
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325 counter = 0 ;
326 }
327 }
328
329 else i f (TS == 1)
330 {
331 i f ( node == 1)
332 {
333 i f ( ( counter>=s t a r t p l a y ) && ( counter <= stop p lay ) )
334 {
335 VCO(0 , running avg [ 0 ] , 0 ) ; //update f i r s t PLL ho ldover
336 output = PLL play (0) ;
337
338 i f ( counter < m)
339 {
340 holdover [ 0 ] [ counter ] = 0 ;
341 holdover [ 1 ] [ counter ] = 0 ;
342 holdover [ 2 ] [ counter ] = 0 ;
343 }
344
345 data . channel [ 0 ] = ( short ) ( output ∗32000) ;
346 data . channel [ 1 ] = data . channel [ 0 ] ;
347 counter++;
348
349 MCBSP write (DSK6713 AIC23 DATAHANDLE, data . combo) ;
350 //Write L+R channel s
351 }
352 else i f ( ( counter > s top p lay ) && ( counter < end s l o t ) )
353 {
354 counter++;
355 }
356 else i f ( counter == end s l o t )
357 {
358 counter = 0 ;
359 TS++;
360 }
361 }
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362 else i f ( node ==2)
363 {
364 i f ( ( counter < s t a r t l i s t e n )&&(counter>=s t a r t s l o t ) ) // 0.1 s wai t
365 {
366 VCO(0 , running avg [ 0 ] , 0 ) ; //update f i r s t PLL ho ldover
367 counter++;
368 }
369 else i f ( ( counter >= s t a r t l i s t e n ) && ( counter <s h i f t t im e ) ) // 0.5 s PLL
370 {
371 VCO(0 , running avg [ 0 ] , 0 ) ; //update f i r s t PLL ho ldover
372 PLL( input , 1 , 0 ) ; // second PLL
373 counter++;
374 }
375 else i f ( ( counter >= sh i f t t im e ) && ( counter < s t o p l i s t e n ) )
376 {
377 VCO(0 , running avg [ 0 ] , 0 ) ; //update f i r s t PLL ho ldover
378 PLL( input , 1 , 1 ) ; // f i r s t PLL, MUL
379 counter++;
380 }
381 else i f ( counter == s t o p l i s t e n )
382 {
383 running avg [ 1 ] = running sum [ 1 ] ∗ invM ;
384 VCO(1 , running avg [ 1 ] , 0 ) ;
385 VCO(0 , running avg [ 0 ] , 0 ) ; //update f i r s t PLL ho ldover
386 counter++;
387 }
388 else i f ( ( counter > s t o p l i s t e n ) && ( counter < end s l o t ) )
389 {
390 VCO(1 , running avg [ 1 ] , 0 ) ;
391 VCO(0 , running avg [ 0 ] , 0 ) ; //update f i r s t PLL ho ldover
392 counter ++;
393 }
394 else i f ( counter == end s l o t )
395 {
396 VCO(1 , running avg [ 1 ] , 0 ) ;
397 VCO(0 , running avg [ 0 ] , 0 ) ; //update f i r s t PLL ho ldover
398 TS++;
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399 counter = 0 ;
400 }
401 }
402 else i f ( node == 3)
403 {
404 i f ( ( counter < end s l o t ) && ( counter >= s t a r t s l o t ) )
405 {
406 VCO(0 , running avg [ 0 ] , 0 ) ; //update f i r s t PLL ho ldover
407 counter++;
408 }
409 else i f ( counter == end s l o t )
410 {
411 VCO(0 , running avg [ 0 ] , 0 ) ; //update
412 counter = 0 ;
413 TS++;
414 }
415 }
416 }
417
418 else i f (TS == 2)
419 {
420 i f ( node == 1)
421 {
422 i f ( ( counter < end s l o t ) && ( counter >= s t a r t s l o t ) )
423 {
424 counter++;
425 }
426 else i f ( counter == end s l o t )
427 {
428 counter = 0 ;
429 TS++;
430 }
431 }
432 else i f ( node == 2)
433 {
434 i f ( ( counter >= s t a r t p l a y ) && ( counter <= stop p lay ) )
435 {
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436 VCO(1 , running avg [ 1 ] , 0 ) ;
437 VCO(0 , running avg [ 0 ] , 0 ) ; //update f i r s t PLL holdove
438 output = PLL play (1) ;
439
440 i f ( counter < m)
441 {
442 holdover [ 0 ] [ counter ] = 0 ;
443 holdover [ 1 ] [ counter ] = 0 ;
444 holdover [ 2 ] [ counter ] = 0 ;
445 }
446
447 data . channel [ 0 ] = ( short ) ( output ∗32000) ;
448 data . channel [ 1 ] = data . channel [ 0 ] ;
449 counter++;
450 MCBSP write (DSK6713 AIC23 DATAHANDLE, data . combo) ;
451 //Write L+R channel s
452 }
453 else i f ( ( counter > s top p lay ) && ( counter < end s l o t ) )
454 {
455 counter++;
456 VCO(1 , running avg [ 1 ] , 0 ) ;
457 VCO(0 , running avg [ 0 ] , 0 ) ; //update f i r s t PLL ho ldover
458 }
459 else i f ( counter == end s l o t )
460 {
461 counter = 0 ;
462 TS++;
463 VCO(1 , running avg [ 1 ] , 0 ) ;
464 VCO(0 , running avg [ 0 ] , 0 ) ; //update f i r s t PLL ho ldover
465 }
466 }
467 else i f ( node == 3)
468 {
469 i f ( ( counter < s t a r t l i s t e n )&&(counter>=s t a r t s l o t ) ) // 0.1 s wai t
470 {
471 VCO(0 , running avg [ 0 ] , 0 ) ; //update f i r s t PLL ho ldover
472 counter++;
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473 }
474 else i f ( ( counter >= s t a r t l i s t e n ) && ( counter <s h i f t t im e ) ) // 0.5 s PLL
475 {
476 VCO(0 , running avg [ 0 ] , 0 ) ; //update f i r s t PLL ho ldover
477 PLL( input , 1 , 0 ) ; // second PLL
478 counter++;
479 }
480 else i f ( ( counter >= sh i f t t im e ) && ( counter < s t o p l i s t e n ) )
481 {
482 VCO(0 , running avg [ 0 ] , 0 ) ; //update f i r s t PLL ho ldover
483 PLL( input , 1 , 1 ) ; // f i r s t PLL, MUL
484 counter++;
485 }
486 else i f ( counter == s t o p l i s t e n )
487 {
488 VCO(0 , running avg [ 0 ] , 0 ) ; //update f i r s t PLL ho ldover
489 running avg [ 1 ] = running sum [ 1 ] ∗ invM ;
490 VCO(1 , running avg [ 1 ] , 0 ) ;
491 counter++;
492 }
493 else i f ( ( counter > s t o p l i s t e n ) && ( counter < end s l o t ) )
494 {
495 VCO(0 , running avg [ 0 ] , 0 ) ; //update f i r s t PLL ho ldover
496 VCO(1 , running avg [ 1 ] , 0 ) ; //update second PLL ho ldover
497 counter ++;
498 }
499 else i f ( counter == end s l o t )
500 {
501 VCO(0 , running avg [ 0 ] , 0 ) ; //update f i r s t PLL ho ldover
502 VCO(1 , running avg [ 1 ] , 0 ) ; //update second PLL ho ldover
503 TS++;
504 counter = 0 ;
505 }
506 }
507 }
508 else i f (TS == 3)
509 {
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510 i f ( node == 1)
511 {
512 i f ( ( counter < end s l o t ) && ( counter >= s t a r t s l o t ) )
513 {
514 counter++;
515 }
516 else i f ( counter == end s l o t )
517 {
518 counter = 0 ;
519 TS++;
520 }
521 }
522 else i f ( node == 2)
523 {
524 i f ( ( counter < s t a r t l i s t e n )&&(counter>=s t a r t s l o t ) ) // 0.1 s wai t
525 {
526 VCO(0 , running avg [ 0 ] , 0 ) ; //update f i r s t PLL ho ldover
527 VCO(1 , running avg [ 1 ] , 0 ) ;
528 counter++;
529 }
530 else i f ( ( counter >= s t a r t l i s t e n ) && ( counter <s h i f t t im e ) ) // 0.5 s PLL
531 {
532 VCO(0 , running avg [ 0 ] , 0 ) ; //update f i r s t PLL ho ldover
533 VCO(1 , running avg [ 1 ] , 0 ) ;
534 PLL( input , 2 , 0 ) ; // t h i r d PLL
535 counter++;
536 }
537 else i f ( ( counter >= sh i f t t im e ) && ( counter < s t o p l i s t e n ) )
538 {
539 VCO(0 , running avg [ 0 ] , 0 ) ; //update f i r s t PLL ho ldover
540 VCO(1 , running avg [ 1 ] , 0 ) ;
541 PLL( input , 2 , 1 ) ; // f i r s t PLL, MUL
542 counter++;
543 }
544 else i f ( counter == s t o p l i s t e n )
545 {
546 VCO(0 , running avg [ 0 ] , 0 ) ; //update f i r s t PLL ho ldover
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547 VCO(1 , running avg [ 1 ] , 0 ) ;
548 running avg [ 2 ] = running sum [ 2 ] ∗ invM ;
549 VCO(2 , running avg [ 2 ] , 0 ) ;
550 counter++;
551 }
552 else i f ( ( counter > s t o p l i s t e n ) && ( counter < end s l o t ) )
553 {
554 VCO(0 , running avg [ 0 ] , 0 ) ; //update f i r s t PLL ho ldover
555 VCO(1 , running avg [ 1 ] , 0 ) ; //update second PLL ho ldover
556 VCO(2 , running avg [ 2 ] , 0 ) ;
557 counter ++;
558 }
559 else i f ( counter == end s l o t )
560 {
561 VCO(0 , running avg [ 0 ] , 0 ) ; //update f i r s t PLL ho ldover
562 VCO(1 , running avg [ 1 ] , 0 ) ; //update second PLL ho ldover
563 VCO(2 , running avg [ 2 ] , 0 ) ;
564 TS++;
565 counter = 0 ;
566 }
567 }
568 else i f ( node == 3)
569 {
570 i f ( ( counter >= s t a r t p l a y ) && ( counter <= stop p lay ) )
571 {
572 VCO(1 , running avg [ 1 ] , 0 ) ;
573 VCO(0 , running avg [ 0 ] , 0 ) ; //update f i r s t PLL ho ldover
574 output = PLL play (0) ;
575
576 i f ( counter < m)
577 {
578 holdover [ 0 ] [ counter ] = 0 ;
579 holdover [ 1 ] [ counter ] = 0 ;
580 holdover [ 2 ] [ counter ] = 0 ;
581 }
582 data . channel [ 0 ] = ( short ) ( output ∗32000) ;
583 data . channel [ 1 ] = data . channel [ 0 ] ;
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584 counter++;
585 MCBSP write (DSK6713 AIC23 DATAHANDLE, data . combo) ; //Write L+R channel s
586 }
587 else i f ( ( counter > s top p lay ) && ( counter < end s l o t ) )
588 {
589 counter++;
590 VCO(1 , running avg [ 1 ] , 0 ) ;
591 VCO(0 , running avg [ 0 ] , 0 ) ; //update f i r s t PLL ho ldover
592 }
593 else i f ( counter == end s l o t )
594 {
595 counter = 0 ;
596 TS++;
597 VCO(1 , running avg [ 1 ] , 0 ) ;
598 VCO(0 , running avg [ 0 ] , 0 ) ; //update f i r s t PLL ho ldover
599 }
600 }
601 }
602 else i f (TS == 4)
603 {
604 i f ( node == 1)
605 {
606 i f ( ( counter < s t a r t l i s t e n )&&(counter>=s t a r t s l o t ) ) // 0.1 s wai t
607 {
608 counter++;
609 }
610 else i f ( ( counter >= s t a r t l i s t e n ) && ( counter <s h i f t t im e ) ) // 0.5 s PLL
611 {
612 PLL( input , 1 , 0 ) ; // second PLL
613 counter++;
614 }
615 else i f ( ( counter >= sh i f t t im e ) && ( counter < s t o p l i s t e n ) )
616 {
617 PLL( input , 1 , 1 ) ; // f i r s t PLL, MUL
618 counter++;
619 }
620 else i f ( counter == s t o p l i s t e n )
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621 {
622 running avg [ 1 ] = running sum [ 1 ] ∗ invM ;
623 VCO(1 , running avg [ 1 ] , 0 ) ;
624 counter++;
625 }
626 else i f ( ( counter > s t o p l i s t e n ) && ( counter < end s l o t ) )
627 {
628 VCO(1 , running avg [ 1 ] , 0 ) ; //update second PLL ho ldover
629 counter ++;
630 }
631 else i f ( counter == end s l o t )
632 {
633 VCO(1 , running avg [ 1 ] , 0 ) ; //update second PLL ho ldover
634 TS++;
635 counter = 0 ;
636 }
637 }
638 else i f ( node == 2)
639 {
640 i f ( ( counter >= s t a r t p l a y ) && ( counter <= stop p lay ) )
641 {
642 VCO(1 , running avg [ 1 ] , 0 ) ;
643 VCO(0 , running avg [ 0 ] , 0 ) ; //update f i r s t PLL ho ldover
644 VCO(2 , running avg [ 2 ] , 0 ) ;
645
646 output = PLL play (2) ;
647
648 i f ( counter < m)
649 {
650 holdover [ 0 ] [ counter ] = 0 ;
651 holdover [ 1 ] [ counter ] = 0 ;
652 holdover [ 2 ] [ counter ] = 0 ;
653 }
654
655 data . channel [ 0 ] = ( short ) ( output ∗32000) ;
656 data . channel [ 1 ] = data . channel [ 0 ] ;
657 counter++;
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658 MCBSP write (DSK6713 AIC23 DATAHANDLE, data . combo) ;
659 //Write L+R channel s
660 }
661 else i f ( ( counter > s top p lay ) && ( counter < end s l o t ) )
662 {
663 counter++;
664 VCO(1 , running avg [ 1 ] , 0 ) ;
665 VCO(0 , running avg [ 0 ] , 0 ) ; //update f i r s t PLL ho ldover
666 VCO(2 , running avg [ 2 ] , 0 ) ;
667 }
668 else i f ( counter == end s l o t )
669 {
670 counter = 0 ;
671 TS++;
672 VCO(1 , running avg [ 1 ] , 0 ) ;
673 VCO(0 , running avg [ 0 ] , 0 ) ; //update f i r s t PLL ho ldover
674 VCO(2 , running avg [ 2 ] , 0 ) ;
675 }
676 }
677 else i f ( node == 3)
678 {
679 i f ( ( counter < end s l o t ) && ( counter >= s t a r t s l o t ) )
680 {
681 VCO(1 , running avg [ 1 ] , 0 ) ;
682 counter++;
683 }
684 else i f ( counter == end s l o t )
685 {
686 VCO(1 , running avg [ 1 ] , 0 ) ;
687 counter = 0 ;
688 TS++;
689 }
690 }
691 }
692 else i f (TS == 5)
693 {
694 i f ( node != 2)
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695 {
696 i f ( ( counter >= s t a r t s l o t l a s t ) && ( counter < s t a r t p l a y l a s t ) )
697 {
698 VCO(1 , running avg [ 1 ] , 0 ) ;
699 counter++;
700 }
701 else i f ( ( counter >= s t a r t p l a y l a s t ) && ( counter <= s t op p l a y l a s t ) )
702 {
703 VCO(1 , running avg [ 1 ] , 0 ) ;
704 output = PLL play (1) ;
705
706 data . channel [ 0 ] = ( short ) ( output ∗32000) ;
707 data . channel [ 1 ] = data . channel [ 0 ] ;
708 counter++;
709 MCBSP write (DSK6713 AIC23 DATAHANDLE, data . combo) ;
710 //Write L+R channel s
711 }
712 else i f ( ( counter > s t o p p l a y l a s t ) && ( counter < e n d s l o t l a s t ) )
713 {
714 counter++;
715 }
716 else i f ( counter == e n d s l o t l a s t )
717 {
718 PLL in it (0) ;
719 PLL in it (1) ;
720 PLL in it (2) ;
721 TS = 0 ;
722 s t a r t f l a g = 0 ;
723 counter = 0 ;
724 d e t e c t o r i nd ex = 0 ;
725 detector sum = 0 ;
726 i i r b u f f e r [ 0 ] = 0 ;
727 i i r b u f f e r [ 1 ] = 0 ;
728 i i r b u f f e r [ 2 ] = 0 ;
729 w vco m = 0 ;
730 phi vco m = 0 ;
731 }
123
732 }
733 else
734 {
735 i f ( ( counter >= s t a r t s l o t l a s t ) && ( counter < s t a r t p l a y l a s t ) )
736 {
737 VCO(1 , running avg [ 1 ] , 0 ) ; // update second PLL ho ldover
738 VCO(0 , running avg [ 0 ] , 0 ) ; // update f i r s t PLL ho ldover
739 VCO(2 , running avg [ 2 ] , 0 ) ;
740 counter++;
741 }
742 else i f ( ( counter >= s t a r t p l a y l a s t ) && ( counter <= s t op p l a y l a s t ) )
743 {
744 VCO(1 , running avg [ 1 ] , 0 ) ; // update second PLL ho ldover
745 VCO(0 , running avg [ 0 ] , 0 ) ; // update f i r s t PLL ho ldover
746 VCO(2 , running avg [ 2 ] , 0 ) ;
747 output = PLL play (3) ; // f o r the middle node in l a s t s l o t
748
749 i f ( counter < m)
750 {
751 holdover [ 0 ] [ counter ] = 0 ;
752 holdover [ 1 ] [ counter ] = 0 ;
753 holdover [ 2 ] [ counter ] = 0 ;
754 }
755
756 data . channel [ 0 ] = ( short ) ( output ∗32000) ;
757 data . channel [ 1 ] = data . channel [ 0 ] ;
758 counter++;
759 }
760 else i f ( ( counter > s t o p p l a y l a s t ) && ( counter < e n d s l o t l a s t ) )
761 {
762 counter++;
763 }
764 else i f ( counter == e n d s l o t l a s t )
765 {
766 PLL in it (0) ;
767 PLL in it (1) ;
768 PLL in it (2) ;
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769 TS = 0 ;
770 s t a r t f l a g = 0 ;
771 counter = 0 ;
772 d e t e c t o r i nd ex = 0 ;
773 detector sum = 0 ;
774 i i r b u f f e r [ 0 ] = 0 ;
775 i i r b u f f e r [ 1 ] = 0 ;
776 i i r b u f f e r [ 2 ] = 0 ;
777 w vco m = 0 ;
778 phi vco m = 0 ;
779 }
780 }
781 }
782 }
783 }
784
785 void PLL(double input , unsigned short PLLnum, unsigned int PhaseDetector )
786 {
787 double up1 = 0 , up2=0;
788
789 unsigned int index = ho ldover index [PLLnum ] ;
790
791 /∗ ∗∗∗∗∗∗∗∗∗∗∗∗ Phase de t e c t o r ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ ∗/
792 i f ( PhaseDetector == 0)
793 /∗ ∗∗∗∗∗∗∗∗∗∗∗∗∗∗PFD∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ ∗/
794 {
795 i f ( input > maxScale [PLLnum] )
796 maxScale [PLLnum] = input ;
797
798 i f ( input >= 0)
799 s i g i n [PLLnum ] [ 0 ] = 1 ;
800 else i f ( input < 0)
801 s i g i n [PLLnum ] [ 0 ] = 0 ;
802
803 i f ( v co ou t s i n [PLLnum ] [ 0 ] >=0)
804 v co ou t s i n [PLLnum ] [ 0 ] = 1 ;
805 else v co ou t s i n [PLLnum ] [ 0 ] = 0 ;
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806
807 up1 = ( ( ! s i g i n [PLLnum ] [ 1 ] )&&s i g i n [PLLnum ] [ 0 ] ) ;
808 up2 = ( ( ! v co ou t s i n [PLLnum ] [ 1 ] )&&vco ou t s i n [PLLnum ] [ 0 ] ) ;
809
810 s t a tu s [PLLnum ] [ 0 ] = ( s i g i n [PLLnum ] [ 1 ] != 1) && (up1&&(!up2 ) ) ;
811 s t a tu s [PLLnum ] [ 1 ] = ( s i g i n [PLLnum ] [ 1 ] != −1) && ( ( ! up1 ) && up2) ;
812 s t a tu s [PLLnum ] [ 2 ] = ( ! s t a tu s [PLLnum ] [ 0 ] ) &&(! s t a tu s [PLLnum ] [ 1 ] ) ;
813
814 i f ( s t a tu s [PLLnum ] [ 0 ] )
815 pd out [PLLnum ] [ 0 ] = pd out [PLLnum] [ 1 ]+ twopi ;
816 else i f ( s t a tu s [PLLnum ] [ 1 ] )
817 pd out [PLLnum ] [ 0 ] = pd out [PLLnum] [1 ] − twopi ;
818 else i f ( s t a tu s [PLLnum ] [ 2 ] )
819 pd out [PLLnum ] [ 0 ] = pd out [PLLnum ] [ 1 ] ;
820 }
821 else i f ( PhaseDetector == 1)
822 /∗ ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗MUL∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ ∗/
823 {
824 Cd [PLLnum] = 2∗Kd/maxScale [PLLnum ] ;
825 pd out [PLLnum ] [ 0 ] = Cd [PLLnum]∗ input∗ vco out cos [PLLnum ] [ 0 ] ;
826 }
827
828 /∗ ∗∗∗∗∗∗∗∗∗∗∗∗∗ Loop F i l t e r ∗∗∗∗∗∗∗∗∗∗∗∗∗∗ ∗/
829 uf [PLLnum ] [ 0 ] = num[ 0 ] ∗ pd out [PLLnum ] [ 0 ] + num[ 1 ] ∗ pd out [PLLnum ] [ 1 ] + num
[ 2 ] ∗ pd out [PLLnum ] [ 2 ] − den [ 1 ] ∗ uf [PLLnum ] [ 1 ] − den [ 2 ] ∗ uf [PLLnum
] [ 2 ] ;
830
831 //Update running sum
832 holdover [PLLnum ] [ index ] = uf [PLLnum ] [ 0 ] ;
833
834 i f ( index< (m−1))
835 {
836 running sum [PLLnum]= running sum [PLLnum] + holdover [PLLnum ] [ index ] −
holdover [PLLnum ] [ index +1] ;
837 ho ldover index [PLLnum]++;
838 }
839 else
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840 {
841 running sum [PLLnum] = running sum [PLLnum]+holdover [PLLnum ] [ index ] − holdover
[PLLnum ] [ 0 ] ;
842 ho ldover index [PLLnum]= 0 ;
843 }
844
845 /∗ ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗VCO∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ ∗/
846 VCO(PLLnum, uf [PLLnum] [ 0 ] , 0 ) ;
847
848 // exchange v a r i a b l e
849 s i g i n [PLLnum ] [ 1 ] = s i g i n [PLLnum ] [ 0 ] ;
850
851 pd out [PLLnum ] [ 2 ] = pd out [PLLnum ] [ 1 ] ;
852 pd out [PLLnum ] [ 1 ] = pd out [PLLnum ] [ 0 ] ;
853
854 uf [PLLnum ] [ 2 ] = uf [PLLnum ] [ 1 ] ;
855 uf [PLLnum ] [ 1 ] = uf [PLLnum ] [ 0 ] ;
856 }
857
858
859 void VCO(unsigned short PLLnum, double ho ldover va lue , unsigned short mode)
860 {
861 i f (mode == 0)
862 {
863 w vco [PLLnum]= twopi ∗ f v c o+Ko∗ ho ldover va lue ;
864 }
865 else i f (mode == 1)
866 {
867 w vco [PLLnum] = f v co ∗ twopi ;
868 }
869 phi vco [PLLnum] = phi vco [PLLnum]+ w vco [PLLnum]∗ i n v f s ;
870 while ( ph i vco [PLLnum] > twopi )
871 phi vco [PLLnum] = phi vco [PLLnum] − twopi ;
872 while ( ph i vco [PLLnum]< 0)
873 phi vco [PLLnum]= phi vco [PLLnum]+ twopi ;
874
875 v co ou t s i n [PLLnum ] [ 1 ] = v co ou t s i n [PLLnum ] [ 0 ] ;
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876 v co ou t s i n [PLLnum ] [ 0 ] = s in ( ph i vco [PLLnum] ) ;
877 vco out cos [PLLnum ] [ 1 ] = vco out cos [PLLnum ] [ 0 ] ;
878 vco out cos [PLLnum ] [ 0 ] = cos ( ph i vco [PLLnum] ) ;
879 }
880
881
882 void PLL in it (unsigned short PLLnum)
883 {
884 w vco [PLLnum] = 0 ;
885 maxScale [PLLnum] = −0.1;
886 Cd [PLLnum] = 1 ;
887 ho ldover index [PLLnum]= 0 ;
888 running sum [PLLnum] = 0 ;
889 phi vco [PLLnum]= 0 ;
890 running avg [PLLnum] = 0 ;
891
892 vco out [PLLnum ] [ 0 ] = 0 ;
893 vco out [PLLnum ] [ 1 ] = 0 ;
894 v co ou t s i n [PLLnum ] [ 0 ] = 0 ;
895 v co ou t s i n [PLLnum ] [ 1 ] = 0 ;
896 vco out cos [PLLnum ] [ 0 ] = 0 ;
897 vco out cos [PLLnum ] [ 1 ] = 0 ;
898 s i g i n [PLLnum ] [ 0 ] = 0 ;
899 s i g i n [PLLnum ] [ 1 ] = 0 ;
900
901 pd out [PLLnum ] [ 0 ] = 0 ;
902 pd out [PLLnum ] [ 1 ] = 0 ;
903 pd out [PLLnum ] [ 2 ] = 0 ;
904 uf [PLLnum ] [ 0 ] = 0 ;
905 uf [PLLnum ] [ 1 ] = 0 ;
906 uf [PLLnum ] [ 2 ] = 0 ;
907 s t a tu s [PLLnum ] [ 0 ] = 0 ;
908 s t a tu s [PLLnum ] [ 1 ] = 0 ;
909 s t a tu s [PLLnum ] [ 2 ] = 0 ;
910 }
911
912 double PLL play (unsigned short PLLnum)
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913 {
914 double output ;
915
916 i f (PLLnum != 3)
917 {
918 output = s in ( ph i vco [PLLnum] ) ;
919 }
920 else
921 {
922 w vco m = w vco [ 1 ] + w vco [ 2 ] − w vco [ 0 ] ;
923 phi vco m = phi vco [ 1 ] + phi vco [ 2 ] − phi vco [ 0 ] ;
924 while ( phi vco m> twopi )
925 phi vco m = phi vco m − twopi ;
926 while ( phi vco m< 0)
927 phi vco m= phi vco m+ twopi ;
928 output = s in ( phi vco m ) ;
929 }
930 return output ;
931 }
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Appendix D
Maximum likelihood estimation
Matlab source code
The following Matlab code is used to analyze the recordings in *.WAV format by using
the MLE estimation described in [18]. By using this code, the amplitude estimate in each
timeslot can be calculated and thus the power ratio ρ of the beamformer can be obtained.
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1 clear a l l ;
2 clc ;
3 % −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
4 % USER PARAMETERS
5 % −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
6 M = 2 ; %number o f nodes
7 n f f t = 2ˆ26; %number o f po i n t s in es t imator FFT
8 tvec = [0 : 99 ]∗7+0 . 7 3 ; %s t a r t time o f f i r s t s i g n a l in each t r i a l
9 D = 1 . 2 5 ; %time d i f f e r e n c e between succ e s s i v e s i g n a l s
10 T = 0 . 2 ; %durat ion o f s i g n a l used f o r es t imates
11 j = sqrt (−1) ;
12 % −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
13 format compact
14 [ y , f s ] = wavread( ’ cut1 . wav ’ ) ;
15 y = y ( : , 1 ) ;
16 ahat = zeros (2∗M, length ( tvec ) ) ;
17 omegahat = zeros (2∗M, length ( tvec ) ) ;
18 thetahat = zeros (2∗M, length ( tvec ) ) ;
19 th e t a ex t = zeros (1 , length ( tvec ) ) ;
20 d e l t a th e t a = zeros (1 , length ( tvec ) ) ;
21 delta omega = zeros (1 , length ( tvec ) ) ;
22
23 t i c
24 for i =1: length ( tvec ) , %t e s t index
25 for k=1:2∗M, %s i gn a l index in each t e s t
26 t0 = tvec ( i )+(k−1)∗D;
27 i f ( k == 4)
28 t0 = t0 +.05;
29 end
30 s t a r t i nd ex = f loor ( t0 ∗ f s ) ;
31 endindex = ce i l ( ( t0+T) ∗ f s ) ;
32 s = y ( s t a r t i nd ex : endindex ) ;
33 N = endindex−s t a r t i nd ex +1;
34 A = f f t ( s , n f f t ) /N; %do oversampled f f t
35 [ ahat (k , i ) , index ] = max(2∗abs (A( 1 : n f f t /2) ) ) ; %ge t ampl i tude es t imate
36 omegahat (k , i ) = ( index−1)/ n f f t ∗ f s ∗2∗pi ; %ge t f requency es t imate
37 thetahat (k , i ) = angle (exp(− j ∗omegahat (k , i ) ∗ t0 )∗A( index ) ) ; %ge t phase es t imate
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38 end
39 [ i toc ]
40 end
41
42 ampratio = ahat (end , : ) . / ( ahat ( 2 , : )+ahat ( 3 , : ) ) ;
43 powratio = ampratio . ˆ 2 ;
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